


# JV71-MV Block Diagram

Project code: 91.4FX01.001  
 PCB P/N : 48.4FX01.0SA  
 REVISION : 09242 -1



| SYSTEM DC/DC ISL62392 42 |                    |
|--------------------------|--------------------|
| INPUTS                   | OUTPUTS            |
| DCBATOUT                 | 5V_S5 (6A)         |
|                          | 3D3V_S5 (7A)       |
|                          | 5V_AUX_S5          |
|                          | 3D3V_AUX_S5        |
| SYSTEM DC/DC TPS51124 43 |                    |
| INPUTS                   | OUTPUTS            |
| DCBATOUT                 | 1D05V_S0 (9A)      |
|                          | 1DSV_S3 (12A)      |
| RT9026                   | 44                 |
| 1DSV_S3                  | DDR_VREF_S3 (1.2A) |
| RT9018                   | 44                 |
| 1DSV_S3                  | 1D1V_S0 (2A)       |
| TPS51117                 | 45                 |
| DCBATOUT                 | FBVDD (4A)         |
| CHARGER ISL88731A 47     |                    |
| INPUTS                   | OUTPUTS            |
| DCBATOUT                 | BT+                |
| CPU DC/DC ISL6266A 41    |                    |
| INPUTS                   | OUTPUTS            |
| DCBATOUT                 | VCC_CORE 38A       |
| VGA_CORE RT8202A 47      |                    |
| INPUTS                   | OUTPUTS            |
| DCBATOUT                 | VGA_CORE 13A       |
| GFXCORE ISL6263A 46      |                    |
| INPUTS                   | OUTPUTS            |
| DCBATOUT                 | VCC_GFXCORE (7A)   |

### PCB STACKUP

|        |       |    |
|--------|-------|----|
| TOP    | _____ | L1 |
| GND    | _____ | L2 |
| S      | _____ | L3 |
| S      | _____ | L4 |
| GND    | _____ | L5 |
| BOTTOM | _____ | L6 |

# ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

| Signal                  | Usage/When Sampled   | Comment   |
|-------------------------|--|---|
| HDA_SDOUT               | XOR Chain Entrance/<br>PCIe Port Config1 bit1,<br>Rising Edge of PWROK | Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down        |
| HDA_SYNC                | PCIe config1 bit0,<br>Rising Edge of PWROK.                            | This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)  |
| GNT2#/GPIO53            | PCIe config2 bit2,<br>Rising Edge of PWROK.                            | This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)  |
| GPIO20                  | Reserved   | This signal should not be pulled high.  |
| GNT1#/GPIO51            | ESI Strap (Server Only)<br>Rising Edge of PWROK                        | ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.  |
| GNT3#/GPIO55            | Top-Block Swap Override.<br>Rising Edge of PWROK.                      | Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down. |
| GNT0#:SPI_CS1#/GPIO58   | Boot BIOS Destination Selection 0:1.<br>Rising Edge of PWROK.          | Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.   |
| SPI_MOSI                | Integrated TPM Enable,<br>Rising Edge of CLPWROK                       | Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.                                    |
| GPIO49                  | DMI Termination Voltage.<br>Rising Edge of PWROK.                      | The signal is required to be low for desktop applications and required to be high for mobile applications.  |
| SATALED#                | PCI Express Lane Reversal. Rising Edge of PWROK.                       | Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)   |
| SPKR                    | No Reboot.<br>Rising Edge of PWROK.                                    | If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.   |
| TP3                     | XOR Chain Entrance.<br>Rising Edge of PWROK.                           | This signal should not be pull low unless using XOR Chain testing.  |
| GPIO33/<br>HDA_DOCK_EN# | Flash Descriptor Security Override Strap<br>Rising Edge of PWROK       | Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.  |

# ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

| SIGNAL                   | Resistor Type/Value   |
|--------------------------|---|
| CL_CLK[1:0]              | PULL-UP 20K   |
| CL_DATA[1:0]             | PULL-UP 20K   |
| CL_RST0#                 | PULL-UP 20K   |
| DPRS LPVR/GPIO16         | PULL-DOWN 20K   |
| ENERGY_DETECT            | PULL-UP 20K   |
| HDA_BIT_CLK              | PULL-DOWN 20K   |
| HDA_DOCK_EN#/GPIO33      | PULL-UP 20K   |
| HDA_RST#                 | PULL-DOWN 20K   |
| HDA_SDIN[3:0]            | PULL-DOWN 20K   |
| HDA_SDOUT                | PULL-DOWN 20K   |
| HDA_SYNC                 | PULL-DOWN 20K   |
| GLAN_DOCK#               | The pull-up or pull-down active when configured for native LAN DOCK# functionality and determined by LAN controller |
| GNT[3:0]#/GPIO[55,53,51] | PULL-UP 20K   |
| GPIO[20]                 | PULL-DOWN 20K   |
| GPIO[49]                 | PULL-UP 20K   |
| LDA[3:0]#/FHW[3:0]#      | PULL-UP 20K   |
| LAN_RXD[2:0]             | PULL-UP 20K   |
| LDRQ[0]                  | PULL-UP 20K   |
| LDRQ[1]/GPIO23           | PULL-UP 20K   |
| PME#                     | PULL-UP 20K   |
| PWRBTN#                  | PULL-UP 20K   |
| SATALED#                 | PULL-UP 15K   |
| SPI_CS1#/GPIO58/CLGPIO6  | PULL-UP 20K   |
| SPI_MOSI                 | PULL-DOWN 20K   |
| SPI_MISO                 | PULL-UP 20K   |
| SPKR                     | PULL-DOWN 20K   |
| TACH_[3:0]               | PULL-UP 20K   |
| TP[3]                    | PULL-UP 20K   |
| USB[11:0][P,N]           | PULL-DOWN 15K   |

# Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218


| Pin Name                                     | Strap Description   | Configuration  |
|--|---|--|
| CFG[2:0]                                     | FSB Frequency Select                                      | 000 = FSB1067<br>011 = FSB667<br>010 = FSB800<br>others = Reserved   |
| CFG[4:3]<br>CFG8<br>CFG[15:14]<br>CFG[18:17] | Reserved  |  |
| CFG5   | DMI x2 Select   | 0 = DMI x2<br>1 = DMI x4 (Default)   |
| CFG6   | iTPM Host Interface                                       | 0= The iTPM Host Interface is enabled(Note2)<br>1=The iTPM Host Interface is disabled(default)   |
| CFG7   | Intel Management engine Crypto strap                      | 0 = Transport Layer Security (TLS) cipher suite with no confidentiality<br>1 = TLS cipher suite with confidentiality (default)                                       |
| CFG9   | PCIe Graphics Lane  | 0 = Reverse Lanes,15->0,14->1 ect..<br>1= Normal operation(Default):Lane Numbered in order   |
| CFG10  | PCIe Loopback enable                                      | 0 = Enable (Note 3)<br>1= Disabled (default)   |
| CFG[13:12]                                   | XOR/ALL   | 00 = Reserve<br>10 = XOR mode Enabled<br>01 = ALLZ mode Enabled (Note 3)<br>11 = Disabled (default)  |
| CFG16  | FSB Dynamic ODT   | 0 = Dynamic ODT Disabled<br>1 = Dynamic ODT Enabled (Default)  |
| CFG19  | DMI Lane Reversal   | 0 = Normal operation(Default): Lane Numbered in Order<br>1 = Reverse Lanes<br>DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3)<br>DMI x2 mode[MCH -> ICH]:(3->0,2->1) |
| CFG20  | Digital Display Port (SDVO/DP/IHDMI) Concurrent with PCIe | 0 = Only Digital Display Port or PCIe is operational (Default)<br>1 = Digital display port and PCIe are operating simultaneously via the PEG port                    |
| SDVO_CTRLDATA                                | SDVO Present  | 0 =No SDVO Card Present (Default)<br>1 = SDVO Card Present   |
| L_DDC_DATA                                   | Local Flat Panel (LFP) Present                            | 0 = LFP Disabled (Default)<br>1= LFP Card Present; PCIe disabled   |

### NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

UMA

|                               |                 |  |               |
|-------------------------------|-----------------|--|---------------|
| <b>緯創資通</b>                   |                 | <b>Wistron Corporation</b>   |               |
|                               |                 | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |               |
| <b>Reference</b>              |                 |  |               |
| Title                         | Document Number |  |               |
| Size A3                       | <b>JV71</b>     |  | Rev <b>-2</b> |
| Date: Thursday, July 02, 2009 | Sheet 2 of 60   |  |               |



ICS9LPRS365YGLFT setting table

| PIN NAME      | DESCRIPTION   |
|---------------|---|
| PCI0/CR#_A    | Byte 5, bit 7<br>0 = PCI0 enabled (default)<br>1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair<br>Byte 5, bit 6<br>0 = CR#_A controls SRC0 pair (default),<br>1 = CR#_A controls SRC2 pair |
| PCI1/CR#_B    | Byte 5, bit 5<br>0 = PCI1 enabled (default)<br>1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair<br>Byte 5, bit 4<br>0 = CR#_B controls SRC1 pair (default)<br>1 = CR#_B controls SRC4 pair  |
| PCI2/TME      | 0 = Overclocking of CPU and SRC Allowed<br>1 = Overclocking of CPU and SRC NOT allowed  |
| PCI3          |   |
| PCI4/27M_SEL  | 0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96#<br>1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#   |
| PCI_F5/ITP_EN | 0 = SRC8/SRC8#<br>1 = ITP/ITP#  |
| SRCT3/CR#_C   | Byte 5, bit 3<br>0 = SRC3 enabled (default)<br>1 = CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair<br>Byte 5, bit 2<br>0 = CR#_C controls SRC0 pair (default),<br>1 = CR#_C controls SRC2 pair |

| PIN NAME     | DESCRIPTION  |
|--------------|--|
| SRCC3/CR#_D  | Byte 5, bit 1<br>0 = SRC3 enabled (default)<br>1 = CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair<br>Byte 5, bit 0<br>0 = CR#_D controls SRC1 pair (default)<br>1 = CR#_D controls SRC4 pair |
| SRCC7/CR#_E  | Byte 6, bit 7<br>0 = SRC7 enabled (default)<br>1 = CR#_F controls SRC6   |
| SRCT7/CR#_F  | Byte 6, bit 6<br>0 = SRC7 enabled (default)<br>1 = CR#_F controls SRC8   |
| SRCC11/CR#_G | Byte 6, bit 5<br>0 = SRC11 enabled (default)<br>1 = CR#_G controls SRC9  |
| SRCT11/CR#_H | Byte 6, bit 4<br>0 = SRC11 enabled (default)<br>1 = CR#_H controls SRC10   |

| SEL2 | SEL1 | SEL0 | CPU  | FSB   |
|------|------|------|------|-------|
| 1    | 0    | 1    | 100M | X     |
| 0    | 0    | 1    | 133M | 533M  |
| 0    | 1    | 1    | 166M | 667M  |
| 0    | 1    | 0    | 200M | 800M  |
| 0    | 0    | 0    | 266M | 1067M |

UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: Clock Generator

Size: Document Number: **JV71** Rev: **-2**

Date: Thursday, July 02, 2009 Sheet 3 of 60

6 H\_A#(35..3) <<<>> H\_A#(35..3)

H\_DINV#(3..0) <<>> H\_DINV#(3..0) 6  
H\_DSTBN#(3..0) <<>> H\_DSTBN#(3..0) 6  
H\_DSTBP#(3..0) <<>> H\_DSTBP#(3..0) 6  
H\_D#(63..0) <<>> H\_D#(63..0) 6

CPU1A 1 OF 4

CPU1B 2 OF 4

H\_A#3 J4 A3#  
H\_A#4 L5C A4#  
H\_A#5 L4 A5#  
H\_A#7 K5C A6#  
H\_A#8 N2 A7#  
H\_A#9 J1 A8#  
H\_A#10 N3 A10#  
H\_A#11 P5 A11#  
H\_A#12 P2 A12#  
H\_A#13 L2 A13#  
H\_A#14 P4 A14#  
H\_A#15 P1 A15#  
H\_A#16 R1C A16#  
M1C ADSTB0#

H\_REQ#0 K3 REQ0#  
H\_REQ#1 H2C REQ1#  
H\_REQ#2 K2 REQ2#  
H\_REQ#3 J3 REQ3#  
H\_REQ#4 L1C REQ4#

H\_A#17 V2 A17#  
H\_A#18 U5C A18#  
H\_A#19 R3 A19#  
H\_A#20 W6C A20#  
H\_A#21 U4C A21#  
H\_A#22 Y5C A22#  
H\_A#23 U1C A23#  
H\_A#24 R4C A24#  
H\_A#25 T5C A25#  
H\_A#26 T3C A26#  
H\_A#27 W2C A27#  
H\_A#28 W5C A28#  
H\_A#29 Y4C A29#  
H\_A#30 U2C A30#  
H\_A#31 V4C A31#  
H\_A#32 W3C A32#  
H\_A#33 AA4C A33#  
H\_A#34 AB2C A34#  
H\_A#35 AA3C A35#  
ADSTB1#


A6 A20M#  
A5C FERR#  
C4C IGNNE#

D5C STPCLK#  
C6C H\_INTR#  
B4C H\_NMI#  
A3C H\_SMI#




M4 RSVD#M4  
N5 RSVD#N5  
T2 RSVD#T2  
V3 RSVD#V3  
C3 RSVD#C3  
D2 RSVD#D2  
D22 RSVD#D22  
D3 RSVD#D3  
F6 RSVD#F6

KEY\_NC



BGA479-SKT6-GPU7  
62.10079.001  
2nd = 62.10053.401



Place testpoint on H\_IERR# with a GND 0.1" away



Layout Note: "CPU\_GTLREF0" 0.5" max length.








Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals

Place these TP on button-side, easy to measure.


- H DPRSTP# 1 TP76 TPAD14-GP
- H DPSTLP# 1 TP95 TPAD14-GP
- H DPWR# 1 TP114 TPAD14-GP
- H PWRGD# 1 TP81 TPAD14-GP
- H CPUSLP# 1 TP78 TPAD14-GP
- H INIT# 1 TP92 TPAD14-GP
- H CPURST# 1 TP86 TPAD14-GP

Layout Note: Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5". Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5".



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





layout note: "1D5V\_VCCA\_S0" as short as possible



Layout Note:  
VCCSENSE and VSSSENSE lines should be of equal length.  
  
Layout Note:  
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.



Place them near to the chip ( < 0.5" )



| NB1A   |      | 1 OF 10 |         |
|--------|------|---------|---------|
| H_D#0  | F2   | H_D#_0  | H_A#_3  |
| H_D#1  | G8   | H_D#_1  | H_A#_4  |
| H_D#2  | F8   | H_D#_2  | H_A#_5  |
| H_D#3  | F6   | H_D#_3  | H_A#_6  |
| H_D#4  | G2   | H_D#_4  | H_A#_7  |
| H_D#5  | H6   | H_D#_5  | H_A#_8  |
| H_D#6  | F6   | H_D#_6  | H_A#_9  |
| H_D#7  | D4   | H_D#_7  | H_A#_10 |
| H_D#8  | H3   | H_D#_8  | H_A#_11 |
| H_D#9  | M9   | H_D#_9  | H_A#_12 |
| H_D#10 | M11  | H_D#_10 | H_A#_13 |
| H_D#11 | J1   | H_D#_11 | H_A#_14 |
| H_D#12 | J2   | H_D#_12 | H_A#_15 |
| H_D#13 | N12  | H_D#_13 | H_A#_16 |
| H_D#14 | J6   | H_D#_14 | H_A#_17 |
| H_D#15 | P2   | H_D#_15 | H_A#_18 |
| H_D#16 | L2   | H_D#_16 | H_A#_19 |
| H_D#17 | R2   | H_D#_17 | H_A#_20 |
| H_D#18 | N9   | H_D#_18 | H_A#_21 |
| H_D#19 | L6   | H_D#_19 | H_A#_22 |
| H_D#20 | M5   | H_D#_20 | H_A#_23 |
| H_D#21 | I3   | H_D#_21 | H_A#_24 |
| H_D#22 | N2   | H_D#_22 | H_A#_25 |
| H_D#23 | R1   | H_D#_23 | H_A#_26 |
| H_D#24 | N5   | H_D#_24 | H_A#_27 |
| H_D#25 | N6   | H_D#_25 | H_A#_28 |
| H_D#26 | P13  | H_D#_26 | H_A#_29 |
| H_D#27 | N8   | H_D#_27 | H_A#_30 |
| H_D#28 | L7   | H_D#_28 | H_A#_31 |
| H_D#29 | N10  | H_D#_29 | H_A#_32 |
| H_D#30 | M3   | H_D#_30 | H_A#_33 |
| H_D#31 | Y3   | H_D#_31 | H_A#_34 |
| H_D#32 | Y6   | H_D#_32 | H_A#_35 |
| H_D#33 | Y10  | H_D#_33 | H_A#_35 |
| H_D#34 | Y12  | H_D#_34 | H_A#_35 |
| H_D#35 | Y14  | H_D#_35 | H_A#_35 |
| H_D#36 | Y7   | H_D#_36 | H_A#_35 |
| H_D#37 | W2   | H_D#_37 | H_A#_35 |
| H_D#38 | AA8  | H_D#_38 | H_A#_35 |
| H_D#39 | Y9   | H_D#_39 | H_A#_35 |
| H_D#40 | AA13 | H_D#_40 | H_A#_35 |
| H_D#41 | AA9  | H_D#_41 | H_A#_35 |
| H_D#42 | AA11 | H_D#_42 | H_A#_35 |
| H_D#43 | AD11 | H_D#_43 | H_A#_35 |
| H_D#44 | AD10 | H_D#_44 | H_A#_35 |
| H_D#45 | AD13 | H_D#_45 | H_A#_35 |
| H_D#46 | AE12 | H_D#_46 | H_A#_35 |
| H_D#47 | AE9  | H_D#_47 | H_A#_35 |
| H_D#48 | AA2  | H_D#_48 | H_A#_35 |
| H_D#49 | AD8  | H_D#_49 | H_A#_35 |
| H_D#50 | AD3  | H_D#_50 | H_A#_35 |
| H_D#51 | AD7  | H_D#_51 | H_A#_35 |
| H_D#52 | AE14 | H_D#_52 | H_A#_35 |
| H_D#53 | AE3  | H_D#_53 | H_A#_35 |
| H_D#54 | AC3  | H_D#_54 | H_A#_35 |
| H_D#55 | AE11 | H_D#_55 | H_A#_35 |
| H_D#56 | AE8  | H_D#_56 | H_A#_35 |
| H_D#57 | AG2  | H_D#_57 | H_A#_35 |
| H_D#58 | AC1  | H_D#_58 | H_A#_35 |
| H_D#59 | AE3  | H_D#_59 | H_A#_35 |
| H_D#60 | AC3  | H_D#_60 | H_A#_35 |
| H_D#61 | AE11 | H_D#_61 | H_A#_35 |
| H_D#62 | AE8  | H_D#_62 | H_A#_35 |
| H_D#63 | AD6  | H_D#_63 | H_A#_35 |

HOST

|            |     |                 |                                       |
|------------|-----|-----------------|---------------------------------------|
| H_A#_3     | A14 | H_A#3           | H_A#(35..3) <<<>> H_A#(35..3) 4       |
| H_A#_4     | C15 | H_A#4           |                                       |
| H_A#_5     | H13 | H_A#5           |                                       |
| H_A#_6     | C18 | H_A#6           |                                       |
| H_A#_7     | M16 | H_A#7           |                                       |
| H_A#_8     | J13 | H_A#8           |                                       |
| H_A#_9     | P16 | H_A#9           |                                       |
| H_A#_10    | R16 | H_A#10          |                                       |
| H_A#_11    | N17 | H_A#11          |                                       |
| H_A#_12    | M13 | H_A#12          |                                       |
| H_A#_13    | E17 | H_A#13          |                                       |
| H_A#_14    | P17 | H_A#14          |                                       |
| H_A#_15    | E17 | H_A#15          |                                       |
| H_A#_16    | C20 | H_A#16          |                                       |
| H_A#_17    | B19 | H_A#17          |                                       |
| H_A#_18    | J16 | H_A#18          |                                       |
| H_A#_19    | E20 | H_A#19          |                                       |
| H_A#_20    | H16 | H_A#20          |                                       |
| H_A#_21    | J20 | H_A#21          |                                       |
| H_A#_22    | L17 | H_A#22          |                                       |
| H_A#_23    | A17 | H_A#23          |                                       |
| H_A#_24    | B17 | H_A#24          |                                       |
| H_A#_25    | L16 | H_A#25          |                                       |
| H_A#_26    | C21 | H_A#26          |                                       |
| H_A#_27    | J17 | H_A#27          |                                       |
| H_A#_28    | H20 | H_A#28          |                                       |
| H_A#_29    | B18 | H_A#29          |                                       |
| H_A#_30    | K17 | H_A#30          |                                       |
| H_A#_31    | B20 | H_A#31          |                                       |
| H_A#_32    | F21 | H_A#32          |                                       |
| H_A#_33    | K21 | H_A#33          |                                       |
| H_A#_34    | L20 | H_A#34          |                                       |
| H_A#_35    | L20 | H_A#35          |                                       |
| H_ADS#     | H12 | H_ADS# 4        |                                       |
| H_ADSTB#_0 | B16 | H_ADSTB#0 4     |                                       |
| H_ADSTB#_1 | G17 | H_ADSTB#1 4     |                                       |
| H_BNR#     | A9  | H_BNR# 4        |                                       |
| H_BPRI#    | E11 | H_BPRI# 4       |                                       |
| H_BREQ#    | G12 | H_BREQ# 4       |                                       |
| H_DEFER#   | E3  | H_DEFER# 4      |                                       |
| H_DBSY#    | B10 | H_DBSY# 4       |                                       |
| HPLL_CLK#  | AH7 | CLK_MCH_BCLK# 3 |                                       |
| HPLL_CLK#  | AH6 | CLK_MCH_BCLK# 3 |                                       |
| H_DPWR#    | J11 | H_DPWR# 4       |                                       |
| H_DRDY#    | E9  | H_DRDY# 4       |                                       |
| H_HIT#     | H9  | H_HIT# 4        |                                       |
| H_HITM#    | E12 | H_HITM# 4       |                                       |
| H_LOCK#    | H11 | H_LOCK# 4       |                                       |
| H_TRDY#    | C3  | H_TRDY# 4       |                                       |
| H_DIN#_0   | J8  | H_DIN#0         | H_DIN#(3..0) <<<>> H_DIN#(3..0) 4     |
| H_DIN#_1   | L3  | H_DIN#1         |                                       |
| H_DIN#_2   | Y13 | H_DIN#2         |                                       |
| H_DIN#_3   | Y1  | H_DIN#3         |                                       |
| H_DSTBN#_0 | L10 | H_DSTBN#0       | H_DSTBN#(3..0) <<<>> H_DSTBN#(3..0) 4 |
| H_DSTBN#_1 | M7  | H_DSTBN#1       |                                       |
| H_DSTBN#_2 | AA5 | H_DSTBN#2       |                                       |
| H_DSTBN#_3 | AE6 | H_DSTBN#3       |                                       |
| H_DSTBP#_0 | L9  | H_DSTBP#0       | H_DSTBP#(3..0) <<<>> H_DSTBP#(3..0) 4 |
| H_DSTBP#_1 | M8  | H_DSTBP#1       |                                       |
| H_DSTBP#_2 | AA6 | H_DSTBP#2       |                                       |
| H_DSTBP#_3 | AE5 | H_DSTBP#3       |                                       |
| H_REQ#_0   | B15 | H_REQ#0         | H_REQ#(4..0) <<<>> H_REQ#(4..0) 4     |
| H_REQ#_1   | K13 | H_REQ#1         |                                       |
| H_REQ#_2   | E13 | H_REQ#2         |                                       |
| H_REQ#_3   | B13 | H_REQ#3         |                                       |
| H_REQ#_4   | B14 | H_REQ#4         |                                       |
| H_RS#_0    | B6  | H_RS#0          | H_RS#(2..0) <<<>> H_RS#(2..0) 4       |
| H_RS#_1    | E12 | H_RS#1          |                                       |
| H_RS#_2    | C8  | H_RS#2          |                                       |



16 M\_A\_DQ[63.0] <<< M\_A\_DQ[63.0]

NB1D 4 OF 10

M A DQ0 AJ38 SA\_DQ\_0  
M A DQ1 AJ41 SA\_DQ\_1  
M A DQ2 AN38 SA\_DQ\_2  
M A DQ3 AJ36 SA\_DQ\_3  
M A DQ4 AJ40 SA\_DQ\_4  
M A DQ5 AM44 SA\_DQ\_5  
M A DQ6 AM44 SA\_DQ\_6  
M A DQ7 AM42 SA\_DQ\_7  
M A DQ8 AN43 SA\_DQ\_8  
M A DQ9 AN44 SA\_DQ\_9  
M A DQ10 AU40 SA\_DQ\_10  
M A DQ11 AT38 SA\_DQ\_11  
M A DQ12 AN41 SA\_DQ\_12  
M A DQ13 AN39 SA\_DQ\_13  
M A DQ14 AU44 SA\_DQ\_14  
M A DQ15 AU42 SA\_DQ\_15  
M A DQ16 AV39 SA\_DQ\_16  
M A DQ17 AV34 SA\_DQ\_17  
M A DQ18 BA40 SA\_DQ\_18  
M A DQ19 BD43 SA\_DQ\_19  
M A DQ20 AV41 SA\_DQ\_20  
M A DQ21 AV43 SA\_DQ\_21  
M A DQ22 BC41 SA\_DQ\_22  
M A DQ23 BC40 SA\_DQ\_23  
M A DQ24 AY37 SA\_DQ\_24  
M A DQ25 BD38 SA\_DQ\_25  
M A DQ26 AV37 SA\_DQ\_26  
M A DQ27 AT36 SA\_DQ\_27  
M A DQ28 AY38 SA\_DQ\_28  
M A DQ29 BC39 SA\_DQ\_29  
M A DQ30 AV36 SA\_DQ\_30  
M A DQ31 AW36 SA\_DQ\_31  
M A DQ32 BD13 SA\_DQ\_32  
M A DQ33 AU11 SA\_DQ\_33  
M A DQ34 BC11 SA\_DQ\_34  
M A DQ35 BA12 SA\_DQ\_35  
M A DQ36 AU13 SA\_DQ\_36  
M A DQ37 AV13 SA\_DQ\_37  
M A DQ38 BD12 SA\_DQ\_38  
M A DQ39 BC12 SA\_DQ\_39  
M A DQ40 BB9 SA\_DQ\_40  
M A DQ41 BA9 SA\_DQ\_41  
M A DQ42 AU10 SA\_DQ\_42  
M A DQ43 AV9 SA\_DQ\_43  
M A DQ44 BA11 SA\_DQ\_44  
M A DQ45 BD9 SA\_DQ\_45  
M A DQ46 AY8 SA\_DQ\_46  
M A DQ47 BA6 SA\_DQ\_47  
M A DQ48 AV5 SA\_DQ\_48  
M A DQ49 AV7 SA\_DQ\_49  
M A DQ50 AT9 SA\_DQ\_50  
M A DQ51 AN8 SA\_DQ\_51  
M A DQ52 AU5 SA\_DQ\_52  
M A DQ53 AU6 SA\_DQ\_53  
M A DQ54 AT5 SA\_DQ\_54  
M A DQ55 AN10 SA\_DQ\_55  
M A DQ56 AM11 SA\_DQ\_56  
M A DQ57 AM5 SA\_DQ\_57  
M A DQ58 AJ9 SA\_DQ\_58  
M A DQ59 AJ8 SA\_DQ\_59  
M A DQ60 AN12 SA\_DQ\_60  
M A DQ61 AM13 SA\_DQ\_61  
M A DQ62 AJ11 SA\_DQ\_62  
M A DQ63 AJ12 SA\_DQ\_63

DDR SYSTEM MEMORY A

SA\_BS\_0 BD21 M A BS#0 16,18  
SA\_BS\_1 BG18 M A BS#1 16,18  
SA\_BS\_2 AT25 M A BS#2 16,18

SA\_RAS# BB20 M A\_RAS# 16,18  
SA\_CAS# BD20 M A\_CAS# 16,18  
SA\_WE# AY20 M\_A\_WE# 16,18

SA\_DM\_0 AM37 M A DM0 M A DM[7..0] 16  
SA\_DM\_1 AT41 M A DM1  
SA\_DM\_2 AY41 M A DM2  
SA\_DM\_3 AU39 M A DM3  
SA\_DM\_4 BB12 M A DM4  
SA\_DM\_5 AY6 M A DM5  
SA\_DM\_6 AT7 M A DM6  
SA\_DM\_7 AJ5 M A DM7

SA\_DQS\_0 AJ44 M A DQS0 M A DQS[7..0] 16  
SA\_DQS\_1 AT44 M A DQS1  
SA\_DQS\_2 BA43 M A DQS2  
SA\_DQS\_3 BC37 M A DQS3  
SA\_DQS\_4 AW12 M A DQS4  
SA\_DQS\_5 BC8 M A DQS5  
SA\_DQS\_6 AU8 M A DQS6  
SA\_DQS\_7 AM7 M A DQS7

SA\_DQS#\_0 AJ43 M A DQS#0 M A DQS#[7..0] 16  
SA\_DQS#\_1 AT43 M A DQS#1  
SA\_DQS#\_2 BA44 M A DQS#2  
SA\_DQS#\_3 BD37 M A DQS#3  
SA\_DQS#\_4 AY12 M A DQS#4  
SA\_DQS#\_5 BD8 M A DQS#5  
SA\_DQS#\_6 AU9 M A DQS#6  
SA\_DQS#\_7 AM8 M A DQS#7

SA\_MA\_0 BA21 M A A0 M A A[14..0] 16,18  
SA\_MA\_1 BC24 M A A1  
SA\_MA\_2 BG24 M A A2  
SA\_MA\_3 BH24 M A A3  
SA\_MA\_4 BG25 M A A4  
SA\_MA\_5 BA24 M A A5  
SA\_MA\_6 BD24 M A A6  
SA\_MA\_7 BG27 M A A7  
SA\_MA\_8 BE25 M A A8  
SA\_MA\_9 AW24 M A A9  
SA\_MA\_10 BC21 M A A10  
SA\_MA\_11 BG26 M A A11  
SA\_MA\_12 BH26 M A A12  
SA\_MA\_13 BH17 M A A13  
SA\_MA\_14 AY25 M A A14

CANTIGA-GM-GP-U-NF  
71.CNTIG.00U

17 M\_B\_DQ[63.0] <<< M\_B\_DQ[63.0]

NB1E 5 OF 10

M B DQ0 AK47 SB\_DQ\_0  
M B DQ1 AH46 SB\_DQ\_1  
M B DQ2 AP47 SB\_DQ\_2  
M B DQ3 AP46 SB\_DQ\_3  
M B DQ4 AJ46 SB\_DQ\_4  
M B DQ5 AJ48 SB\_DQ\_5  
M B DQ6 AM48 SB\_DQ\_6  
M B DQ7 AP48 SB\_DQ\_7  
M B DQ8 AU47 SB\_DQ\_8  
M B DQ9 AU46 SB\_DQ\_9  
M B DQ10 AY48 SB\_DQ\_10  
M B DQ11 AY48 SB\_DQ\_11  
M B DQ12 AT47 SB\_DQ\_12  
M B DQ13 AR47 SB\_DQ\_13  
M B DQ14 BA47 SB\_DQ\_14  
M B DQ15 BC47 SB\_DQ\_15  
M B DQ16 BC46 SB\_DQ\_16  
M B DQ17 BG43 SB\_DQ\_17  
M B DQ18 BF43 SB\_DQ\_18  
M B DQ19 BF43 SB\_DQ\_19  
M B DQ20 BF45 SB\_DQ\_20  
M B DQ21 BC41 SB\_DQ\_21  
M B DQ22 BF40 SB\_DQ\_22  
M B DQ23 BF41 SB\_DQ\_23  
M B DQ24 BG38 SB\_DQ\_24  
M B DQ25 BF38 SB\_DQ\_25  
M B DQ26 BH35 SB\_DQ\_26  
M B DQ27 BC35 SB\_DQ\_27  
M B DQ28 BH40 SB\_DQ\_28  
M B DQ29 BC38 SB\_DQ\_29  
M B DQ30 BG34 SB\_DQ\_30  
M B DQ31 BH34 SB\_DQ\_31  
M B DQ32 BH14 SB\_DQ\_32  
M B DQ33 BG12 SB\_DQ\_33  
M B DQ34 BH11 SB\_DQ\_34  
M B DQ35 BG8 SB\_DQ\_35  
M B DQ36 BH12 SB\_DQ\_36  
M B DQ37 BF11 SB\_DQ\_37  
M B DQ38 BF8 SB\_DQ\_38  
M B DQ39 BG7 SB\_DQ\_39  
M B DQ40 BC5 SB\_DQ\_40  
M B DQ41 BC6 SB\_DQ\_41  
M B DQ42 AY3 SB\_DQ\_42  
M B DQ43 AY1 SB\_DQ\_43  
M B DQ44 BF6 SB\_DQ\_44  
M B DQ45 BF5 SB\_DQ\_45  
M B DQ46 BA1 SB\_DQ\_46  
M B DQ47 BD3 SB\_DQ\_47  
M B DQ48 AV2 SB\_DQ\_48  
M B DQ49 AU3 SB\_DQ\_49  
M B DQ50 AR3 SB\_DQ\_50  
M B DQ51 AN2 SB\_DQ\_51  
M B DQ52 AY2 SB\_DQ\_52  
M B DQ53 AV1 SB\_DQ\_53  
M B DQ54 AP3 SB\_DQ\_54  
M B DQ55 AR1 SB\_DQ\_55  
M B DQ56 AL1 SB\_DQ\_56  
M B DQ57 AL2 SB\_DQ\_57  
M B DQ58 AJ1 SB\_DQ\_58  
M B DQ59 AH1 SB\_DQ\_59  
M B DQ60 AM2 SB\_DQ\_60  
M B DQ61 AM3 SB\_DQ\_61  
M B DQ62 AJ3 SB\_DQ\_62  
M B DQ63 AJ5 SB\_DQ\_63

SB\_BS\_0 BC16 M B BS#0 17,18  
SB\_BS\_1 BB17 M B BS#1 17,18  
SB\_BS\_2 BB33 M B BS#2 17,18

SB\_RAS# AU17 M B\_RAS# 17,18  
SB\_CAS# BG16 M B\_CAS# 17,18  
SB\_WE# BF14 M\_B\_WE# 17,18

SA\_DM\_0 AM47 M B DM0 M\_B DM[7..0] 17  
SA\_DM\_1 AY47 M B DM1  
SA\_DM\_2 BD40 M B DM2  
SA\_DM\_3 BF35 M B DM3  
SA\_DM\_4 BC11 M B DM4  
SA\_DM\_5 BA3 M B DM5  
SA\_DM\_6 AP1 M B DM6  
SA\_DM\_7 AK2 M B DM7

SB\_DQS\_0 AL47 M B DQS0 M\_B DQS[7..0] 17  
SB\_DQS\_1 AV48 M B DQS1  
SB\_DQS\_2 BG41 M B DQS2  
SB\_DQS\_3 BG37 M B DQS3  
SB\_DQS\_4 BH9 M B DQS4  
SB\_DQS\_5 BB2 M B DQS5  
SB\_DQS\_6 AU1 M B DQS6  
SB\_DQS\_7 AN6 M B DQS7






SB\_DQS#\_0 AL46 M B DQS#0 M\_B DQS#[7..0] 17  
SB\_DQS#\_1 AV47 M B DQS#1  
SB\_DQS#\_2 BH41 M B DQS#2  
SB\_DQS#\_3 BH37 M B DQS#3  
SB\_DQS#\_4 BG9 M B DQS#4  
SB\_DQS#\_5 BC2 M B DQS#5  
SB\_DQS#\_6 AT2 M B DQS#6  
SB\_DQS#\_7 AN5 M B DQS#7

SB\_MA\_0 AV17 M B A0 M\_B A[14..0] 17,18  
SB\_MA\_1 BA25 M B A1  
SB\_MA\_2 BC25 M B A2  
SB\_MA\_3 AU25 M B A3  
SB\_MA\_4 AW25 M B A4  
SB\_MA\_5 BB28 M B A5  
SB\_MA\_6 AU28 M B A6  
SB\_MA\_7 AW28 M B A7  
SB\_MA\_8 AT33 M B A8  
SB\_MA\_9 BD33 M B A9  
SB\_MA\_10 BB16 M B A10  
SB\_MA\_11 AW33 M B A11  
SB\_MA\_12 AY33 M B A12  
SB\_MA\_13 BH15 M B A13  
SB\_MA\_14 AU33 M B A14

DDR SYSTEM MEMORY B

CANTIGA-GM-GP-U-NF  
71.CNTIG.00U






46 VCC\_AGX\_SENSE << VCC\_AGX\_SENSE A114  
46 VSS\_AGX\_SENSE << VSS\_AGX\_SENSE AH14


CANTIGA-GM-GP-U-NF  
**71.CNTIG.00U**

U60 (ISL6263ACKZ-T-GP) place near Cantiga




**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                               |                 |     |
|-------------------------------|-----------------|-----|
| Title                         |                 |     |
| <b>Cantiga (5 of 6)</b>       |                 |     |
| Size                          | Document Number | Rev |
|                               | <b>JV71</b>     | -2  |
| Date: Thursday, July 02, 2009 | Sheet 10 of     | 60  |



CANTIGA-GM-GP-U-NF  
71.CNTIG.00U



CANTIGA-GM-GP-U-NF  
71.CNTIG.00U




|      |                   |   |       |           |
|------|-------------------|---|-------|-----------|
| BH48 | NCTF_VSS_SCB#BH48 | 1 | TP201 | TPAD14-GP |
| BH1  | NCTF_VSS_SCB#BH1  | 1 | TP202 | TPAD14-GP |
| A48  | NCTF_VSS_SCB#A48  | 1 | TP188 | TPAD14-GP |
| C1   | NCTF_VSS_SCB#C1   | 1 | TP190 | TPAD14-GP |
| A3   | NCTF_VSS_SCB#A3   | 1 | TP187 | TPAD14-GP |

|     |   |
|-----|---|
| E1  | X |
| D2  | X |
| C3  | X |
| B4  | X |
| A5  | X |
| A6  | X |
| A43 | X |
| A44 | X |
| A45 | X |
| C46 | X |
| D47 | X |
| B47 | X |
| A46 | X |
| E48 | X |
| E48 | X |
| C48 | X |
| B48 | X |

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

|                         |                         |                |
|-------------------------|-------------------------|----------------|
| Title                   |                         |                |
| <b>Cantiga (6 of 6)</b> |                         |                |
| Size                    | Document Number         | Rev            |
|                         |                         | -2             |
| Date                    | Thursday, July 02, 2009 | Sheet 11 of 60 |



|  |                         |
|--|-------------------------|
| Integrated VccSus1_05,VccSus1_5,VccCL1_5 |                         |
| INTVRMEN                                 | High=Enable Low=Disable |
| Integrated VccLan1_05VccCL1_05           |                         |
| LAN100_SLP                               | High=Enable Low=Disable |






UMA

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






Title: **ICH9-M (1 of 4)**

|      |                 |     |
|------|-----------------|-----|
| Size | Document Number | Rev |
|      | <b>JV71</b>     | -2  |

Date: Thursday, July 02, 2009 Sheet 12 of 80




| Pair | Device       |
|------|--------------|
| 0    | USB2         |
| 1    | USB3         |
| 2    | USB4         |
| 3    | MINI1        |
| 4    | CCD          |
| 5    | NC           |
| 6    | Finger Print |
| 7    | Blue Tooth   |
| 8    | NC           |
| 9    | USB1         |
| 10   | NC           |
| 11   | Cardreader   |



**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (2 of 4)**  
Size: Document Number **JV71** Rev -2  
Date: Thursday, July 02, 2009 Sheet 13 of 60



\*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail

Layout Note:  
Place near ICH9



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (3 of 4)**


Size: Document Number **JV71** Rev: **-2**

Date: Thursday, July 02, 2009 Sheet 14 of 60

ICH9M-GP-NF  
71.ICH9M.000




ICH9M-GP-NF  
71.ICH9M.00U



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

|       |                         |                        |
|-------|-------------------------|------------------------|
| Title |                         | <b>ICH9-M (4 of 4)</b> |
| Size  | Document Number         | Rev                    |
|       | <b>JV71</b>             | -2                     |
| Date: | Thursday, July 02, 2009 | Sheet 15 of 60         |

# DDR2 SOCKET\_1



**緯創資通 Wistron Corporation**  
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.


Title: **DDR3 Socket**

Size: Document Number **JV71** Rev: -2



Date: Thursday, July 02, 2009 Sheet 16 of 60



# DDR2 SOCKET\_2




**NORMAL TYPE**



SKT-SODIMM200U4GP  
**62.10017.661**  
 High 5.2mm  
 2nd = 62.10017.A41

# PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor



M\_A\_A[14..0] <<< M\_A\_A[14..0] 8,16  
 M\_B\_A[14..0] <<< M\_B\_A[14..0] 8,17

# Decoupling Capacitor




Put decap near power(0.9V) and pull-up resistor




UMA

|  |                |   |
|--|----------------|---|
|  |                | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |
| Title: <b>DDR 2 Termination Resistor</b> |                |   |
| Size: Document Number                    | <b>JV71</b>    |   |
| Date: Thursday, July 02, 2009            | Sheet 18 of 60 | Rev -2  |


# LCD/INVERTER/CCD CONN





Layout Note:  
Place these resistors close to the CRT-out connector




**Layout Note:**  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




### CRT I/F & CONNECTOR




### Hsync & Vsync level shift



### DDC\_CLK & DATA level shift



|   |                |
|---|----------------|
|   |                |
| <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                |
| <b>CRT CONN</b>   |                |
| <b>JV71</b>   |                |
| Date: Thursday, July 02, 2009   | Sheet 20 of 60 |




**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**HDMI CONNECTOR**

|       |                         |                |
|-------|-------------------------|----------------|
| Title |                         |                |
| Size  | Document Number         | Rev            |
| A3    | <b>JV71</b>             | <b>-2</b>      |
| Date  | Thursday, July 02, 2009 | Sheet 21 of 60 |

# SATA Connector




UMA


|   |   |
|---|---|
|  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |
|---|---|

|       |                         |           |                 |
|-------|-------------------------|-----------|-----------------|
| Title |                         |           | <b>HDD CONN</b> |
| Size  | Document Number         | Rev       |                 |
|       | <b>JV71</b>             | <b>-2</b> |                 |
| Date: | Thursday, July 02, 2009 | Sheet     | 22 of 60        |


# ODD Connector



UMA

|   |           |
|---|-----------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title<br><h2 style="margin: 0;">ODD</h2>  |           |
| Size<br>Document Number<br><h2 style="margin: 0;">JV71</h2>   | Rev<br>-2 |
| Date: Thursday, July 02, 2009   |           |
| Sheet 23 of 60  |           |

# BLUETOOTH MODULE



EC20 put near  
BLUE1 / all  
USB put one  
choke near  
connector by  
EMI request

UMA

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**BLUETOOTH**

Size

Document Number

Rev




**JV71**


-2

Date: Thursday, July 02, 2009

Sheet 24 of 60







U5  
AT24C02BN-SHT-GP  
72.24C02.R01  
2nd = 72.24C02.M01

U6  
DCP69.01B  
84.DCP69.01B  
2nd = 84.00069.A1B

R23  
SB0520  
1K2R2F-1-GP  
2nd = 82.30020.851

Place PLLVDD/AVDDL  
CKT as close to chip as  
possible




R349 change to Bead  
for Transmitter Distortion

# LAN Connector

# LAN Connector



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

## GIGA Lan Transformer



UMA

|   |                 |
|---|-----------------|
|   |                 |
| <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |
| <b>LAN CONN</b>   |                 |
| Title   |                 |
| Size A3   | Document Number |
| Date: Thursday, July 02, 2009   | JV71            |
| Sheet 27  | of 60           |
| Rev   | -2              |



Sense resistors need close codec


UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Azalia codec ALC888**

|         |                 |           |
|---------|-----------------|-----------|
| Size A3 | Document Number | Rev       |
|         | <b>JV71</b>     | <b>-2</b> |


Date: Thursday, July 02, 2009 Sheet 28 of 60




Signal inverter for speaker shutdown



GAIN SETTING




| GAIN1 | GAIN2 | GAIN   |
|-------|-------|--------|
| 0     | 0     | 6dB    |
| 0     | 1     | 10dB   |
| 1     | 0     | 15.6dB |
| 1     | 1     | 21.6dB |




UMA


# LINE IN





# LINE OUT





# MIC IN




# Internal Speaker




# MDC 1.5 CONN




UMA

|   |                 |
|---|-----------------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |
| Title   |                 |
| <b>MDC</b>  |                 |
| Size  | Document Number |
|   | <b>JV71</b>     |
| Date: Thursday, July 02, 2009   | Sheet 31 of 60  |
|   | Rev -2          |



### 5 IN 1 CARD-READER (SD/MMC/MS/XD/MS PRO)



UMA


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cardreader RTS5159**


|                               |                 |             |
|-------------------------------|-----------------|-------------|
| Size                          | Document Number | Rev         |
|                               |                 | <b>JV71</b> |
| Date: Thursday, July 02, 2009 | Sheet 32 of 60  | -2          |



# Mini Card Connector(WLAN) Support debug-card




Place near MINI11









# Mini Card Connector


UMA

|   |                 |
|---|-----------------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |
| Title   |                 |
| <b>MINI CARD</b>  |                 |
| Size  | Document Number |
| A3  | <b>JV71</b>     |
| Date:   | Rev             |
| Thursday, July 02, 2009   | <b>-2</b>       |
| Sheet   | of              |
| 33  | 60              |






**Internal KeyBoard Connector**




MB PIN DEFINE: 14 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1  
 KB PIN DEFINE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

**Cover Up Switch**




**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.  
**Model** **KBC WPC773**  
**Size A2** Document Number **JV71** Rev **2**  
 Date: Thursday, July 02, 2009 Sheet 35 of 90







### GOLDEN FINGER FOR DEBUG BOARD





UMA

|   |                 |                |
|---|-----------------|----------------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |                |
| <b>BIOS</b>   |                 |                |
| Size  | Document Number | Rev            |
|   | <b>JV71</b>     | -2             |
| Date: Thursday, July 02, 2009   |                 | Sheet 36 of 60 |






# TOUCH PAD




# SB 0518 Finger printer




# LED




# Run Power




**CPU\_CORE**  
ISL6266A




**ISL62392**  
5V/3D3V




**GFX\_CORE**  
ISL6263A



**RT9018A** 1D1V\_S0




**RT9026** DDR\_VREF\_S3




**TPS51117** FBVDD




**RT8202A** VGA CORE




**TPS51124**  
1D8V/1D05V



**Adapter**




**Charger ISL88731A**




緯創資通 **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.





**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

|                                   |                                |                  |
|-----------------------------------|--------------------------------|------------------|
| Title<br><b>ISL6266A CPU CORE</b> |                                |                  |
| Size<br>A3                        | Document Number<br><b>JV71</b> | Rev<br><b>-2</b> |
| Date<br>Thursday, July 02, 2009   | Sheet<br>41                    | of<br>60         |



**Iomax=7A  
OCP>10.5A**

**Iomax=7A  
OCP>10.5A**

**Polymer**  
220uF, 6.3V, 25mohm, Irripple=2.236A  
OS-CON  
220uF, 6.3V, 10mohm, Irripple=3.9A

**Polymer**  
220uF, 6.3V, 25mohm, Irripple=2.236A  
OS-CON  
220uF, 6.3V, 10mohm, Irripple=3.9A


$$V_{out} = 0.6 * (1 + R1/R2)$$

UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL62392 5V/3D3V**

|                               |                              |         |
|-------------------------------|------------------------------|---------|
| Size: Custom                  | Document Number: <b>JV71</b> | Rev: -2 |
| Date: Thursday, July 02, 2009 | Sheet 42 of 60               |         |



$V_{trip}(mV) = R_{trip}(Kohm) * I_{(uA)}$   
 $I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$

20090526

1D8V PWR  
**Id=7A**  
 Qg=8.7~13nC,  
 Rdson=23~30mohm

1D8V PWR  
**Id=21.7A**  
 Qg=21.5~33nC,  
 Rdson=5.5~6.3mohm

1D05V PWR  
**Id=14.5A**  
 Qg=9.2~14nC,  
 Rdson=11~14mohm

1D05V PWR  
**Id=21.7A**  
 Qg=21.5~33nC,  
 Rdson=5.5~6.3mohm



1D8V PWR  
**1D8V Iomax=6A**  
**OCP>9A**

1D05V PWR  
**1D05V Iomax=1.4A**  
**OCP>19.5A**

20090421

|        | GND                  | OPEN                 | V5FILT               |
|--------|----------------------|----------------------|----------------------|
| TONSEL | 240k/CH1<br>300k/CH2 | 300k/CH1<br>360k/CH2 | 360k/CH1<br>420k/CH2 |


$V_{out} = 0.758V * (R1 + R2) / R2$  --- PWM mode  
 $V_{out} = 0.764V * (R1 + R2) / R2$  --- Skip Mode




UMA


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

|       |                         |              |          |
|-------|-------------------------|--------------|----------|
| Title |                         | <b>0D75V</b> |          |
| Size  | Document Number         | Rev          |          |
| A3    | <b>JV71</b>             | -2           |          |
| Date: | Thursday, July 02, 2009 | Sheet        | 44 of 60 |




$$V_{out} = 0.75V * (R1 + R2) / R2$$






|  |                 |           |
|--|-----------------|-----------|
| <b>緯創資通 Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |           |
| Title  |                 |           |
| <b>ISL88731A Charger</b>   |                 |           |
| Size<br>A3   | Document Number | Rev<br>-2 |
| <b>JV71</b>  |                 |           |
| Date: Thursday, July 02, 2009  | Sheet 47        | of 60     |

# Adaptor in to generate DCBATOUT



# BATTERY CONNECTOR




UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **AD/BATT CONN**

|      |                 |           |
|------|-----------------|-----------|
| Size | Document Number | Rev       |
|      | <b>JV71</b>     | <b>-2</b> |





Iomax=15A  
OCP>22.5A

20090421





20090526

20090421
































20090421

| N10M-GS |       |       |
|---------|-------|-------|
| ALTV1   | ALTV0 | Vout  |
| 0       | 0     | 0.80V |
| 0       | 1     | 0.85V |
| 1       | 0     | 1V    |

$$V_{out} = 0.75 * (1 + R_h/R_l)$$




2ND = 79.10112.3JL  
79.10712.L02



**緯創資通** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.  
 Title: **EMI/Spring/Boss**  
 Size: Document Number **JV71** Rev: -2  
 Date: Thursday, July 02, 2009 Sheet 50 of 60

# Check test point



Test Point放在Dimm Door打開可量測處

UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**AFTE TP**

Size  
A3

Document Number

**JV71**

Rev



**-2**

Date: Thursday, July 02, 2009

Sheet 51 of 60










UMA


|   |                                |
|---|--------------------------------|
|   |                                |
| <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                                |
| <b>N10M(3/6) DAC</b>  |                                |
| Size<br>A3  | Document Number<br><b>JV71</b> |
| Date: Thursday, July 02, 2009   | Sheet 54 of 60                 |
| Rev<br><b>-2</b>  |                                |




Do Not Stuff  
Do Not Stuff  
DIS



Do Not Stuff  
Do Not Stuff  
DIS



Do Not Stuff  
Do Not Stuff  
DIS






Do Not Stuff  
Do Not Stuff  
DIS

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **N10M(4/6)**

|                               |                              |                |
|-------------------------------|------------------------------|----------------|
| Size: A3                      | Document Number: <b>JV71</b> | Rev: <b>-2</b> |
| Date: Thursday, July 02, 2009 | Sheet: 55 of 60              |                |




UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **N10M(5/6) MIO/ GPIO**

|                               |                              |                |
|-------------------------------|------------------------------|----------------|
| Size: A3                      | Document Number: <b>JV71</b> | Rev: <b>-2</b> |
| Date: Thursday, July 02, 2009 | Sheet: 56                    | of 60          |






Do Not Stuff  
Do Not Stuff  
DIS



Do Not Stuff  
Do Not Stuff  
DIS



UMA






**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**N10M(6/6) POWER**

|            |                                |                  |
|------------|--------------------------------|------------------|
| Size<br>A3 | Document Number<br><b>JV71</b> | Rev<br><b>-2</b> |
|------------|--------------------------------|------------------|


Date: Thursday, July 02, 2009 Sheet 57 of 60



2ND = H\_72.51G63.C0U S\_72.41164.H0U

2ND = H\_72.51G63.C0U S\_72.41164.H0U

DIS  
 FB CMD mapping Mode C-N10M  
 <Mirror Mode>  
 DDR3 Power consumption 1.5V@800MHz  
 Hynix :IDD4W=220.4mA  
 Samsung :IDD7=150.4mA (calculated)








UMA

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM(1/2)**

Size A3 Document Number **JV71** Rev **-2**

Date: Thursday, July 02, 2009 Sheet 58 of 60



UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM(2/2)**

Size: A3 Document Number: **JV71** Rev: **-2**

Date: Thursday, July 02, 2009 Sheet: 59 of 60

SA SB SC -1

LIMA

|   |                                |
|---|--------------------------------|
| <b>緯創資通</b> <b>Wistron Corporation</b><br><small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.</small> |                                |
| <b>HISTORY</b>  |                                |
| Size<br>A2  | Document Number<br><b>JV71</b> |
| Date: <b>Thursday, July 02, 2009</b>  | Rev<br><b>-2</b>               |
| Sheet <b>60</b> of <b>60</b>  |                                |