


# JV50 Block Diagram

Project code: 91.4CG01.001  
 PCB P/N : 48.4CG01.0SA  
 REVISION : 08245-SA



PCB STACKUP

TOP	L1
GND	L2
S	L3
S	L4
GND	L5
BOTTOM	L6

SYSTEM DC/DC ISL62392	42
INPUTS	OUTPUTS
DCMATT00	SV_S5(6A) SDV_S5(7A) SV_ADR_S5 SDV_ADR_S5
SYSTEM DC/DC TPS51124	43
INPUTS	OUTPUTS
DCMATT00	IDDV_S0(9A) IDDV_S3(12A)
RT9026	44
INPUTS	OUTPUTS
DCMATT00	SDR_VREF_S3 (1.2A)
RT9018	44
INPUTS	OUTPUTS
DCMATT00	SDV_S0(2A)
TPS51117	45
INPUTS	OUTPUTS
DCMATT00	FRVDD(4A)
CHARGER ISL88731A	47
INPUTS	OUTPUTS
DCMATT00	BT+
CPU DC/DC ISL6266A	41
INPUTS	OUTPUTS
DCMATT00	VCC_CORE 3.3A
VGA_CORE RT8202A	47
INPUTS	OUTPUTS
DCMATT00	VGA_CORE 1.3A
GFXCORE ISL6263A	46
INPUTS	OUTPUTS
DCMATT00	VCC_GFXCORE (7A)

Wistron Corporation  
 緯創資通  
 35F, No. Sec. 1, Yuen Tei Ho Rd., Hsinchu, Taiwan, R.O.C.

**BLOCK DIAGRAM**

Doc. No. **JV50** Rev. 1 of 6

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC2(Config Registers:offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC2(Config Registers:offset 224h)
GNT2#/GPIO53	PCIe config bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GPIO18/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:offset 3410h;bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO_REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	ITPM Host Interface	0 = The ITPM Host Interface is enabled(Note2) 1 = The ITPM Host Interface is disabled(Default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes, 15->0, 14->1 ect.. 1 = Normal operation(Default); Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1 = Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default); Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital display Port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
_DDC_DATA	Local Plat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIe disabled

NOTE:  
 1. All strap signals are sampled with respect to the leading edge of the (MCH Power OK (PWROK) signal.  
 2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.  
 Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.


JV50

**緯創資通** Wistron Corporation  
 2/F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

Title: **Reference**

Size: Document Number: **JV50** Rev: **SB**

Date: Thursday, January 08, 2009 Sheet: 2 of 60



**ICS9LPR365YGLFT setting table**

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CH# A enabled. Byte 5, bit 6 controls whether CH# A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CH# A controls SRC0 pair (default), 1 = CH# A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CH# B enabled. Byte 5, bit 6 controls whether CH# B controls SRC1 or SRC4 pair Byte 5, bit 6 0 = CH# B controls SRC1 pair (default) 1 = CH# B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3	
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-18, Pin13 as DOT96, Pin14 as DOT96 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-08
PCI_F5/ITP_EN	0 = SRC8/SRC9 1 = ITP/ITP#
SRCT3/CR#_C	Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CH# C enabled. Byte 5, bit 2 controls whether CH# C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CH# C controls SRC0 pair (default), 1 = CH# C controls SRC2 pair

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC1 enabled (default) 1 = CH# D enabled. Byte 5, bit 0 controls whether CH# D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CH# D controls SRC1 pair (default) 1 = CH# D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7 enabled (default) 1 = CH# F controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1 = CH# F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11 enabled (default) 1 = CH# G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1 = CH# H controls SRC10

SEL2	SEL1	SEL0	CPU	FSB
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M


W7109365 A03

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 321, Taiwan, R.O.C.

File: **Clock Generator**  
Size: Document Number  
**JV50**  
Date: Thursday, January 08, 2009 Sheet: 3 of 80 Rev: SB

6 H\_AD[3:0] <<> H\_AD[3:0]

H\_DINV[3:0] <<> H\_DINV[3:0] 6  
 H\_DSTBN[3:0] <<> H\_DSTBN[3:0] 6  
 H\_DSTBP[3:0] <<> H\_DSTBP[3:0] 6  
 H\_DW[3:0] <<> H\_DW[3:0] 6



place testpoint on H\_ERR8 with a QSD 0.1" away


modify by RF

modify by RF

Layout Note: <cpu\_prochotr\_1> 0.5" max length.

TR\_THRMTRIP# should connect to J209 and M201 without T-ling PW # page#

Layout Note: C102 0.5" max length.




Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals

Place these TP on button-side, easy to measure.

Layout Note:  
Comp0, 2 connect with Z0=27.4 ohm, make trace length shorter than 0.5".  
Comp1, 3 connect with Z0=55 ohm, make trace length shorter than 0.5".



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: CPU (1 of 2)  
 Doc: Document Number: JV50  
 Date: Thursday, January 08, 2009 Sheet 4 of 80





**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


File	<b>CPU (2 of 2)</b>		
Size	Document Number	<b>JV50</b>	
Date	Thursday, January 06, 2009	Sheet	5 of 60
		Rev	<b>SB</b>



Place them near to the chip ( < 0.5" )



HOST




JV50

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Cantiga (1 of 6)**

Size: Document Number: **JV50** Rev: **SB**

Date: Thursday, January 06, 2009 Sheet: 6 of 80



**Wistron Corporation**  
22F, 9th Sec., 11th, Tai Hsiung, Hsinchu, Taiwan 30002, Taiwan, R.O.C.



**緯創資通 Wistron Corporation**

**Contiga (2 of 6)**

Document Number: **JV50**

Rev: **2**

Page: **7** of **8**




緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
 Taipei Hsein 221, Taiwan, R.O.C.


File: Cantiga (3 of 6)  
 Size: Document Number  
 Date: Thursday, January 08, 2009 Sheet 8 of 80

Rev: SB





46 VCC\_AXS\_SENSE ← VCC\_AXS\_SENSE AH4  
46 VCC\_AXS\_SENSE ← VCC\_AXS\_SENSE AH4  
71.CNTIG.000  
71.CNTIG.000



9 of 10

**NSH1**

AH48	VSS	AM36
AR48	VSS	AE36
AL48	VSS	P36
SB47	VSS	LM
AW47	VSS	J36
AN47	VSS	F36
AK47	VSS	AR36
AE47	VSS	AH36
AD47	VSS	Y36
AB47	VSS	L35
Y47	VSS	BF34
T47	VSS	AM34
N47	VSS	AJ34
G47	VSS	AE34
BC46	VSS	W34
BA46	VSS	Y34
AY46	VSS	A44
AV46	VSS	AB34
AR46	VSS	BC33
AM46	VSS	F20
V46	VSS	C20
R46	VSS	AN33
P46	VSS	AR33
H46	VSS	AH33
BF44	VSS	AB33
AM44	VSS	F33
AM44	VSS	L33
Y44	VSS	N32
T44	VSS	E32
M44	VSS	C32
F44	VSS	A31
BC43	VSS	AN29
AV43	VSS	T28
AU43	VSS	N29
AM43	VSS	K29
J43	VSS	I29
C43	VSS	G29
BG42	VSS	F28
AY42	VSS	E28
AT42	VSS	BC28
AM42	VSS	BD28
AJ42	VSS	BM28
AE42	VSS	M28
N42	VSS	AV28
L42	VSS	AT28
S42	VSS	AR28
AN41	VSS	AJ28
AM41	VSS	AG28
AH41	VSS	AE28
AD41	VSS	AB28
AM41	VSS	Y28
Y41	VSS	Z28
L41	VSS	K28
T41	VSS	H28
M41	VSS	Z28
G41	VSS	C28
B41	VSS	BP26
BG40	VSS	AH26
BE40	VSS	E26
AV40	VSS	AB26
AN40	VSS	AA26
H40	VSS	C26
E40	VSS	B26
AT39	VSS	BD25
AM39	VSS	BB25
AJ39	VSS	AV25
AE39	VSS	AR25
N39	VSS	AJ25
L39	VSS	AC25
B39	VSS	Y25
BR38	VSS	N25
BC38	VSS	L25
BA38	VSS	G25
AH38	VSS	E25
AD38	VSS	BC10
AM38	VSS	BE24
AA38	VSS	AD12
Y38	VSS	AV24
U38	VSS	AT24
T38	VSS	AJ24
J38	VSS	AH24
F38	VSS	AE24
C38	VSS	AB24
BF37	VSS	R24
BR37	VSS	L24
AW37	VSS	K24
AT37	VSS	AD24
H37	VSS	E24
AJ37	VSS	F24
BH36	VSS	BH24
BC36	VSS	AV24
BD36	VSS	Y24
AK15	VSS	B24
AU36	VSS	A24
		AJ8

VSS

CANTIGA-GM-GP-U-NF  
71.CNTIG.00U

16 of 10

**NSH1**

BG21	VSS	AH8
L12	VSS	Y8
AM21	VSS	J8
AU21	VSS	E8
J38	VSS	B8
AM21	VSS	AY7
AH21	VSS	AU7
AE21	VSS	AN7
AB21	VSS	AJ7
R21	VSS	AE7
M21	VSS	AA7
J21	VSS	N7
C21	VSS	J7
BC20	VSS	BC6
AE20	VSS	BC6
AW20	VSS	AV6
AJ20	VSS	AT6
AG20	VSS	AM6
N20	VSS	M6
K20	VSS	C6
F20	VSS	BA6
C20	VSS	AH6
AN19	VSS	AD6
BG19	VSS	Y5
AH19	VSS	L5
BC17	VSS	J5
AB17	VSS	AN7
AM17	VSS	BE4
AT17	VSS	BC3
R17	VSS	AV3
M17	VSS	AL3
H17	VSS	R3
C17	VSS	P3
BA16	VSS	BA2
AN22	VSS	AW2
T28	VSS	AU2
AN16	VSS	AR2
N16	VSS	AP2
K16	VSS	AJ2
G16	VSS	AH2
E16	VSS	AJ2
BC15	VSS	AE2
AC15	VSS	AD2
M15	VSS	AC2
AV15	VSS	Y2
BC14	VSS	Y2
AJ14	VSS	K2
C14	VSS	AM1
BC13	VSS	AA1
BA13	VSS	P1
		H1
		L14
		U28
		U25
		U29

VSS

CANTIGA-GM-GP-U-NF  
71.CNTIG.00U

AF32	VSS	NCTF
AB32	VSS	NCTF
U32	VSS	NCTF
AJ30	VSS	NCTF
AM28	VSS	NCTF
AF28	VSS	NCTF
AB28	VSS	NCTF
U28	VSS	NCTF
U23	VSS	NCTF
AK20	VSS	NCTF
V20	VSS	NCTF
AC19	VSS	NCTF
AL17	VSS	NCTF
AL17	VSS	NCTF
AL17	VSS	NCTF
AL17	VSS	NCTF

BH48	NCTF_VSS_SCB8H48	1
BH1	NCTF_VSS_SCB8H1	1
A48	NCTF_VSS_SCB8A48	1
C1	NCTF_VSS_SCB8C1	1
A3	NCTF_VSS_SCB8A3	1

TP201	TPAD14-GP
TP202	TPAD14-GP
TP188	TPAD14-GP
TP187	TPAD14-GP

VSS NCTF

VSS SCB

NC

NCTF_VSS_SCB8H48	NCTF_VSS_SCB8H1	NCTF_VSS_SCB8A48	NCTF_VSS_SCB8C1	NCTF_VSS_SCB8A3
NCH1	NCH2	NCH3	NCH4	NCH5
NCH6	NCH7	NCH8	NCH9	NCH10
NCH11	NCH12	NCH13	NCH14	NCH15
NCH16	NCH17	NCH18	NCH19	NCH20
NCH21	NCH22	NCH23	NCH24	NCH25
NCH26	NCH27	NCH28	NCH29	NCH30
NCH31	NCH32	NCH33	NCH34	NCH35
NCH36	NCH37	NCH38	NCH39	NCH40
NCH41	NCH42	NCH43	NCH44	NCH45
NCH46	NCH47	NCH48	NCH49	NCH50


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.D.O.C.

File


Size Document Number **Cantiga (6 of 6)** Rev SB

Date: Thursday, January 06, 2009 Sheet 11 of 80






GPIO49 should be pulled down to GND only when using Beemh. When using Chai'sigs, this ball should be left as No Connect.



Pair	Device
0	USB2
1	USB3
2	USB4
3	MINI1
4	CD
5	New Card
6	Finger Print
7	Blue Tooth
8	NC
9	USB1
10	MINIC2
11	Cardreader



PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	SCT
1	1	TBC(Default)

All swap override strap

PCI\_GNT#3 low = all swap override enable


Wistron Corporation

21F, 8F, Sec.1, Hsin 1st Rd, Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.



Document Number: ICH9-M (2 of 4)

Thursday, January 08, 2009

Issue 13 of 60



Pin	Label	Label	Label	Label	Label	Label	Label	Label
AA26	VSS	H5						
AA27	VSS	J23						
AA3	VSS	J29						
AA6	VSS	J27						
AA3	VSS	J22						
AA23	VSS	K28						
AB28	VSS	K29						
AB29	VSS	L13						
AB4	VSS	L15						
AB5	VSS	L2						
AC17	VSS	L26						
AC26	VSS	L27						
AC27	VSS	L5						
AC3	VSS	L7						
AD1	VSS	M12						
AD10	VSS	M13						
AD2	VSS	M14						
AD13	VSS	M15						
AD14	VSS	M16						
AD17	VSS	M17						
AD18	VSS	M23						
AD21	VSS	M28						
AD28	VSS	M29						
AD29	VSS	M11						
AD4	VSS	M12						
AD5	VSS	M13						
AD6	VSS	M14						
AD7	VSS	M15						
AD8	VSS	M16						
AE12	VSS	M17						
AE13	VSS	M18						
AE14	VSS	M26						
AE16	VSS	M27						
AE17	VSS	P14						
AE2	VSS	P13						
AE20	VSS	P14						
AE4	VSS	P15						
AE3	VSS	P16						
AE4	VSS	P17						
AE6	VSS	F2						
AE9	VSS	P23						
AF13	VSS	P28						
AF16	VSS	P29						
AF18	VSS	P4						
AF22	VSS	F7						
AH26	VSS	R11						
AF26	VSS	R12						
AF27	VSS	R13						
AF5	VSS	R14						
AF7	VSS	R15						
AF9	VSS	R16						
AG13	VSS	R17						
AG16	VSS	R18						
AG18	VSS	B26						
AG20	VSS	T12						
AG23	VSS	T13						
AG3	VSS	T14						
AG6	VSS	T15						
AG9	VSS	T16						
AH12	VSS	T17						
AH14	VSS	T23						
AH17	VSS	B26						
AH18	VSS	L12						
AH19	VSS	L13						
AH2	VSS	L14						
AH22	VSS	L14						
AH25	VSS	L15						
AH28	VSS	L16						
AH5	VSS	L17						
AH8	VSS	AD23						
AJ12	VSS	U26						
AJ14	VSS	U27						
AJ17	VSS	U3						
AB	VSS	V1						
B11	VSS	V13						
B14	VSS	V15						
B17	VSS	V23						
B2	VSS	V28						
B20	VSS	V29						
B23	VSS	V4						
B5	VSS	V5						
B8	VSS	W26						
C26	VSS	W27						
C27	VSS	W3						
E11	VSS	Y1						
E14	VSS	Y28						
E18	VSS	Y29						
E7	VSS	Y4						
E41	VSS	Y5						
E24	VSS	AG28						
EC	VSS	AH6						
E8	VSS	AF2						
F18	VSS	B25						
F29	VSS							
G12	VSS							
G14	VSS							
G18	VSS							
G21	VSS							
G24	VSS							
G26	VSS							
G27	VSS							
G8	VSS							
H2	VSS							
H23	VSS							
H28	VSS							
H29	VSS							




**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: **ICH9-M (4 of 4)**

Size: Document Number **JV50** Rev: **SB**

Date: Thursday, January 06, 2009 Sheet 15 of 80

# DDR3 SOCKET\_1



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


**DDR3 Socket**

**JV50**

Date: Thursday, January 08, 2009 Sheet 16 of 60






# DDR3 SOCKET\_2




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Title	<b>DDR3 Socket2</b>		
Size	Document Number		Rev
		<b>JV50</b>	SB
Date:	Thursday, January 08, 2009	Sheet	17 of 60


# LCD/ INVERTER/ CCD CONN




modify by RF




<p><b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wai Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title <b>LCD CONN</b></p>		
Size	Document Number	Rev
	<b>JV50</b>	<b>SB</b>
Date:	Thursday, January 08, 2009	Sheet 18 of 80




**Layout Note:**  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




### CRT I/F & CONNECTOR



### Hsync & Vsync level shift



### DDC\_CLK & DATA level shift





JV50

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **CRT CONN**

Size: Document Number **JV50** Rev: SB

Date: Thursday, January 06, 2009 Sheet 19 of 80




緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

File: **HDMI CONNECTOR**

Size: A3 Document Number: **JV50** Rev: **SB**

Date: Thursday, January 06, 2009 Sheet: 20 of 60

# SATA Connector



JV50

緯創資通 **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**HDD CONN**

Size

Document Number

**JV50**


Rev

**SB**


Date: Thursday, January 08, 2009

Sheet 21 of 60


# ODD Connector



JV50





 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>ODD</b>		
Size	Document Number	Rev
	<b>JV50</b>	<b>SB</b>
Date: Thursday, January 08, 2009		Sheet 22 of 60

# BLUETOOTH MODULE



JV50


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>BLUETOOTH</b>			
Size	Document Number	Rev	
	<b>JV50</b>	<b>SB</b>	
Date: Thursday, January 08, 2009		Sheet 23	of 60



JV50

<b>緯創資通 Wistron Corporation</b> <small>21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.</small>	
<b>USB CONN</b>	
Title	SB
Size	Rev
<b>JV50</b>	
Date: Thursday, January 08, 2009	Sheet 24 of 60





Place PLLVDD, AVDDL, CRT as close to chip as possible

R349 change to Bead for Transmitter Distortion

JV50

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsinchu 301, Taiwan, R.O.C.




File	BCM5764	
Sta	Document Number	Rev
Custom	JV50	SB
Date	Thursday, January 08, 2009	Sheet 25 of 60

# LAN Connector

# LAN Connector

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 30mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

## GIGA Lan Transformer





JV50

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien Z21, Taiwan, R.O.C.

File: **LAN CONN**

Size: A3	Document Number: <b>JV50</b>	Rev: <b>SB</b>
Date: Thursday, January 08, 2009	Sheet: 28 of 60	







**ALC888S**

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

File: **Azalia codec ALC888**

Size A3 Document Number **JV50** Rev **SB**

Date: Thursday, January 06, 2009 Sheet 27 of 60




**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.



File: **AUDIO AMP**  
 Size: Document Number  
 Date: Thursday, January 06, 2009 Sheet 28 of 60

Rev SB



# LINE IN




# Internal Speaker



# LINE OUT



# MIC IN



JV50




**緯創資通 Wistron Corporation**  
217, 8th, Sec.1, Hsin-Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File: **AUDIO jack**


Size: Document Number      Rev: SB


Date: Thursday, January 08, 2009      Sheet 25 of 60

# MDC 1.5 CONN




JV50

 <b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>MDC</b>			
Size	Document Number	Rev	SB
	<b>JV50</b>		
Date:	Thursday, January 08, 2009	Sheet	30 of 60



### 5 IN 1 CARD-READER (SD/MMC/MS/XD/MS PRO)






W50

**緯創資通 Wistron Corporation**  
217, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.


File: **Cardreader RTS5159**

Size: Document Number Rev


Date: Thursday, January 08, 2009 Sheet 31 of 60



Place them Near to Chip



Place them Near to Connector




JV50


<b>緯創資通</b>		<b>Wistron Corporation</b>	
217, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.		21.H0182.001	
<b>NEW CARD</b>			
Date: Thursday, January 08, 2009	Sheet 32 of 60	Rev	SB




# Mini Card Connector(WLAN) Support debug-card




Place near MINI1



# Mini Card Connector(Robson2 and 3G)



Place near MINIC2




JV50

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.









File: **MINI CARD**  
Size: A3 Document Number: **JV50** Rev: **SB**  
Date: Thursday, January 06, 2009 Sheet: 33 of 60

For AFTE


EMC2102_FAN_TACH_1	>>>	EMC2102_FAN_TACH_1	51
EMC2102_FAN_DRIVE	>>>	EMC2102_FAN_DRIVE	51





JVS0		Wistron Corporation	
緯創資通		21F, 88, Sec. 1, Hsien Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Thermal/Fan Controller</b>			
Title	Document Number	Rev	SB
	<b>JVS0</b>		
Date: Thursday, January 08, 2009	Sheet 34	of	60



**Internal Keyboard Connector**




**Cover Up Switch**




K/B

Wistron Corporation  
**KBC WPC773**  
 Rev. 05, Dec. 1, 1999  
 Doc. No. WPC773-01  
 Rev. 05



**GOLDEN FINGER FOR DEBUG BOARD**




JV50


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>BIOS</b>	
Size	Document Number	Rev	SB
Date: Thursday, January 08, 2009		Sheet 36 of 60	

# TOUCH PAD







# Finger printer



JV50




		<b>Wistron Corporation</b> 217, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
File			
Touch PAD and FP			
Size	Document Number		Rev
	JV50		SB
Date:	Thursday, January 08, 2009	Sheet	37 of 60

# LED



**For AFTE**

PWR_CON_BTN# 1	>>> PWR_CON_BTN# 1 S1
PWR_CON_LED# 1	>>> PWR_CON_LED# 1 S1
Volume_Up# 1	>>> Volume_Up# 1 S1
Volume_Down# 1	>>> Volume_Down# 1 S1




**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: **LED&POWERBD\_CONN**

Size: Document Number **JV50** Rev: SB



Date: Friday, January 09, 2009 Sheet: 38 of 60




JV50

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
<b>Title</b> RUN POWER and 3D3V_AUX_S5	
<b>Size</b> Document Number	<b>Rev</b>
<b>JV50</b>	
<b>Date:</b> Thursday, January 08, 2009	<b>Sheet</b> 38 of 60



**CPU\_CORE**  
ISL6266A








**ISL62392**  
5V/3D3V



**GFX\_CORE**  
ISL6263A



**RT9018A** 1D1V S0




**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.

**Power Sequence Logic**  
JV50


Date: Thursday, January 08, 2009 Sheet 40 of 60





緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File	<b>ISL6266A CPU CORE</b>	
Size	Document Number	Rev
A3	<b>JV50</b>	SB
Date:	Thursday, January 08, 2009	Sheet 41 of 60



Iomax=7A  
OCP>10.5A

Iomax=7A  
OCP>10.5A


Polymer  
220uF, 6.3V, 25mohm, Iripple=2.236A  
OS-CON  
220uF, 6.3V, 10mohm, Iripple=3.9A

Polymer  
220uF, 6.3V, 25mohm, Iripple=2.236A  
OS-CON  
220uF, 6.3V, 10mohm, Iripple=3.9A

$$V_{out} = 0.6 * (1 + R1/R2)$$

**緯創資通 Wistron Corporation**  
 21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File		ISL62392 5V/3D3V	
Size	Document Number	Rev	
Custom			SB
Date: Thursday, January 08, 2009	Sheet 42 of 60		



$$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$$

$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*E)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$$

	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

Vout=0.758V\*(R1+R2)/R2 --> PWM mode  
 Vout=0.764V\*(R1+R2)/R2 --> Skip Mode



JV50

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Ta Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File: **TPS51124 1D5V 1D05V**

Size: A3 Document Number: **JV50** Rev: **SB**

Date: Thursday, January 08, 2009 Sheet: 43 of 80




20090106

JV50

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File	0D75V/1D1V		Rev
Size	Document Number	JV50	SB
Date:	Thursday, January 06, 2006	Sheet	44 of 60




$$V_{out} = 0.75V * (R1 + R2) / R2$$


JV50

緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

File **TPSS1117 1D8V**

Size A3	Document Number	Rev SB
Date: Thursday, January 06, 2009	JV50	Sheet 45 of 60







**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File	<b>ISL88731A Charger</b>	
Size	Document Number	Rev
	<b>JV50</b>	<b>SB</b>
Date:	Thursday, January 06, 2009	Sheet 47 of 60

## Adaptor in to generate DCBATOUT



## BATTERY CONNECTOR



**For AFTE**

51 BATA_SDA_1	↔	BATA_SDA_1
51 BATA_SCL_1	↔	BATA_SCL_1
51 BAT_IN#_1	↔	BAT_IN#_1


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD/BATT CONN**


Size	Document Number	Rev
	<b>JV50</b>	<b>SB</b>

Date: Thursday, January 08, 2009 Sheet 48 of 60





Iomax=13A, OCP>20A



JV50


緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **RT8202A VGA CORE**



Size: A3 Document Number: **JV50** Rev: **SB**

Date: Thursday, January 06, 2009 Sheet 49 of 60

SB 1208



SB 1209




JV50

**緯創資通 Wistron Corporation**  
 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Title		<b>EMI/Spring/Boss</b>	
Size	Document Number	Rev	SB
Date: Friday, January 09, 2009		Sheet 50	of 60

### Check test point



Test Point放在Dimm Door打開可量測處


### SPKR\_L1 Conn. Test Point keep on connector side




### FANI Conn. Test Point keep on connector side



### FPCN1 Conn. Test Point keep on connector side



### KB1 Conn. Test Point keep on connector side




### PSCN1 Conn. Test Point keep on connector side




### AMIC1 Conn. Test Point keep on connector side




### DCIN1 Conn. Test Point keep on connector side




### BT1 Conn. Test Point keep on connector side




### DB1 Conn. Test Point keep on connector side




### TPCN1 Conn. Test Point keep on connector side



### USBCN1 Conn. Test Point keep on connector side



### TPCN1 Conn. Test Point keep on connector side




### SPKR\_R1 Conn. Test Point keep on connector side



JV50

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

Title		<b>AFTE TP</b>	
Size	A3	Document Number	<b>JV50</b>
Date	Thursday, January 06, 2009	Sheet	51 of 60
Rev		Rev	<b>SB</b>



VGA\_XIN1-022 Osmagin Part : CS\_4AP71\_015

OSMAGIN Part 1 : CS\_4AP2\_003

AT89S051-001 That structure N7515-002 core

MS881-002 72\_24C16\_001

AT89S051-001 That structure N7515-002 core

MS881-002 72\_24C16\_001

AT89S051-001 That structure N7515-002 core

MS881-002 72\_24C16\_001

AT89S051-001 That structure N7515-002 core

MS881-002 72\_24C16\_001

AT89S051-001 That structure N7515-002 core

MS881-002 72\_24C16\_001


**modify by NV and need to check NV mail**




Logical Strap Bit Mapping	Strap0	Strap1	Strap2	GPU_ROM_SI	GPU_ROM_S0	GPU_ROM_S1	GPU_ROM_S2	GPU_ROM_S3
Resistor Pull-up Pull-down	USER_BIT0=1	3210_PADCNG_LUT_ADDR0=1	PC1_DEVID_0=0	For RYSL1 64116	RANK_CFG_0=0	RANK_CFG_0=1	RANK_CFG_1=0	RANK_CFG_1=1
	USER_BIT1=1	3210_PADCNG_LUT_ADDR1=0	PC1_DEVID_1=0	For Samsung 64116	RANK_CFG_1=0	RANK_CFG_1=1	RANK_CFG_2=0	RANK_CFG_2=1
	SKOhms	3210_PADCNG_LUT_ADDR2=0	PC1_DEVID_2=1	For Qimonda 64116	RANK_CFG_2=0	RANK_CFG_2=1	RANK_CFG_3=0	RANK_CFG_3=1
	100ohms	3210_PADCNG_LUT_ADDR3=0	PC1_DEVID_3=1		RANK_CFG_3=0	RANK_CFG_3=1		
	150ohms							
	200ohms							
	250ohms							
	300ohms							
	350ohms							
	400ohms							
	450ohms							

SB 1215

GPU\_ROM\_S0 TV\_MODE\_BIT0=1  
GPU\_ROM\_S1 TV\_MODE\_BIT1=0  
GPU\_ROM\_S2 TV\_MODE\_BIT2=0  
GPU\_ROM\_S3 TV\_MODE\_BIT3=0  
XCCX\_217 = 1

PEE\_P16\_00\_TMR10=0  
SLOT\_CLK\_CFG05 = 1  
SUB\_VENDOR = 0  
PCL\_DEVID\_EXT = 0








JV50

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>N10M(3/6) DAC</b>	
Size	Document Number	Rev
A3	<b>JV50</b>	<b>SB</b>
Date: Thursday, January 08, 2009	Sheet	54 of 90







JV50

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin-Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File  
**N10M(4/6)**

Size: AS	Document Number:	Rev: SB
<b>JV50</b>		
Date: Thursday, January 08, 2009	Sheet: 55 of 60	




**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **N10M(S/6) MIO/GPIO**  
 Size: A3 Document Number: **JV50** Rev: **SB**  
 Date: Thursday, January 08, 2009 Sheet: 56 of 90



VGA1015 OF 16		
AA11	GND	E15
AA12	GND	E16
AA13	GND	E20
AA14	GND	E27
AA15	GND	E31
AA16	GND	E6
AA17	GND	E8
AA18	GND	E9
AA19	GND	E2
AA20	GND	E31
AA21	GND	F5
AA22	GND	J81
AA23	GND	J84
AA24	GND	J8
AA25	GND	L9
AA26	GND	M1
AA27	GND	M13
AA28	GND	M15
AA29	GND	M17
AA30	GND	M19
AA31	GND	M21
AA32	GND	M23
AA33	GND	M25
AA34	GND	M31
AA35	GND	M36
AA36	GND	M5
AA37	GND	M11
AA38	GND	M12
AA39	GND	N13
AA40	GND	N14
AA41	GND	N16
AA42	GND	N18
AA43	GND	N17
AA44	GND	N18
AA45	GND	N20
AA46	GND	N22
AA47	GND	N24
AA48	GND	N24
AA49	GND	N24
AA50	GND	P14
AA51	GND	P16
AA52	GND	P20
AA53	GND	P22
AA54	GND	P24
AA55	GND	R2
AA56	GND	R31
AA57	GND	R34
AA58	GND	R5
AA59	GND	R11
AA60	GND	T13
AA61	GND	T15
AA62	GND	T17
AA63	GND	T21
AA64	GND	T25
AA65	GND	U11
AA66	GND	U12
AA67	GND	U13
AA68	GND	U14
AA69	GND	U15
AA70	GND	U16
AA71	GND	U17
AA72	GND	U18
AA73	GND	U20
AA74	GND	U21
AA75	GND	U22
AA76	GND	V2
AA77	GND	V2
AA78	GND	V22
AA79	GND	V24
AA80	GND	V5
AA81	GND	V5
AA82	GND	V11
AA83	GND	V11
AA84	GND	V15
AA85	GND	V17
AA86	GND	V19
AA87	GND	V21
AA88	GND	V22
AA89	GND	V25

N10M-GET-B-U2-GP  
71.0N10M.000  
DIS








JV50

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>N10M(6/6) POWER</b>	
Size	Document Number	Rev	
A3	JV50	SB	

Date: Thursday, January 08, 2009 Sheet 57 of 60






JV50

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title **VRAM(1/2)**

Size A3 Document Number **JV50** Rev **SB**

Date: Thursday, January 09, 2008 Sheet 58 of 60



modify by NV



SB  
All Component for NB9P-GE2

JV50

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	VRAM(22)		Rev
Size	A3	Document Number	SB
Date:	Thursday, January 09, 2008	Sheet	59 of 60

SB SB SC -1  
 12/02  
 Page3: change C452 C453 from 27P to 33P by vendor's request  
 Page33: add C872 33P for SIV  
 Page29: change SPKR\_R1 SPKR\_L1 from 20.F1396.002 to 20.F1214.002 by CE's request  
 Page18: change LCD1 from 20.F1296.040 to 20.F1230.040 by CE's request  
 Page24: change USBNCN1 from 20.F1290.015 to 20.F1035.015 by CE's request  
 Page38: change PSCN1 from 20.K0356.006 to 20.K0382.006 by CE's request  
 Page18: change AMIC1 from 20.F1396.002 to 20.F1214.002 by CE's request  
 Page3: add R554 and change U24 pin16 from 3D3V\_S0 to 3D3V\_VDD48\_S0  
 Page3: change C457 C450 C416 C430 C418 from mount to DY and change C456 from DY to mount  
 Page7: change R192 R195 from 0ohm resistor to 0ohm pad and add R555 RN82 RN83 RN84 RN85 for reflection  
 Page9: change C275 from UMA to DY and change C349 from mount to DY  
 Page10: change C243 C758 from mount to DY and change R167 R398 from DIS to DY  
 Page13: change R216 from 0ohm resistor to 0ohm pad  
 Page14: change C413 C252 C703 C392 C707 C734 from mount to DY  
 Page17: change C426 C429 from mount to DY  
 Page18: change C7 C499 from mount to DY and change R1 from mount to DIS and change R3 from DY to UMA  
 Page20: add RN86 for DIS HDMI Smbus  
 Page25: change R45 from 0ohm resistor to 0ohm pad  
 Page27: change R523 from 0ohm resistor to 0ohm pad  
 Page7: add R556 pull-low DY for A1 NB  
 Page28: change AGND & GND and change R509 from 0ohm resistor to 0ohm pad  
 Page28: change C795 C790 C792 from mount to DY and change R480 R479 from 0ohm to 6K2 and 8K2  
 Page28: combine C801 C802 two lu to C801 4.7u  
 Page28: delete C815 C814 C809 R500 R503 R513 R507 R502 R508 D31 U56 and change U55 to 84.2N702.E31  
 Page28: change R474 from DY to mount and change R475 from mount to DY for 10dB  
 Page29: add L29 L30 L31 L32 L33 L34 for ESD  
 Page31: change R463 R464 R471 R467 R466 R460 R459 R494 R484 R493 R486 R485 R488 R489 R490 R492 R491 R487 from 0ohm resistor to 0ohm pad  
 Page32: change C487 C477 from mount to DY and change R269 from 0ohm resistor to 0ohm pad  
 Page12: change C385 C386 from 10p to 7p by vendor's request  
 Page35: change C136 C169 from 15p to 7p by vendor's request  
 Page33: change R15 R29 R34 from 0ohm resistor to 0ohm pad and change C542 from mount to DY  
 Page34: change C42 from mount to DY  
 Page35: change C615 C626 C638 R395 from mount to DY and change R394 from DY to mount for PCB version  
 Page36: change DB1 from mount to DY  
 Page38: add Q35 PWR\_LED7 PWR\_LED8 and change RN4 from 4P2R to 8P4R and change PWR\_LED5 PWR\_LED6 from 83.01221.I70 to 83.00193.A70 for LED type  
 Page39: change U66 pin1 from CPUCORE\_ON to 1D5V\_PWRGD and change D13 pin1 from S5\_ENABLE to 3V/SV\_EN  
 Page40: update power sequence logic  
 Page41: change G43-G50 from open gap to close gap and change R328 R352 R353 R317 R316 R319-R325 from 0ohm resistor to 0ohm pad  
 Page42: change R532 R545 R552 from 0ohm resistor to 0ohm pad and change G118-G128 G130-G140 from open gap to close gap  
 Page43: change R246 R233 from 0ohm resistor to 0ohm pad and change G5-G16 G18-G33 from open gap to close gap  
 Page43: change R246 pin2 from CPUCORE\_ON to 1D5V\_PWRGD and add R500 pull-high 10K 3D3V\_S5  
 Page45: change G100-G109 from open gap to close gap  
 Page45: change R157 R187 from 0ohm resistor to 0ohm pad and change G68-G73 G86 G87 G89 G90 G92 G93 G95 G96 G99 from open gap to close gap  
 Page46: delete TC19 and change TC20 from DY to GFX  
 Page49: change G55-G67 G74-G77 from open gap to close gap  
 Page29: change RN75 from 47ohm to 75ohm  
 Page28: change C804 C807 from 4.7u to 1u 25V X5R  
 Page45: delete TC24  
 Page19: delete R104 R129

12/04  
 Page24: change U47 from 74.00545.A79 to 74.00547.A79  
 Page20: swap HDMI signals for routing  
 Page28: change U53 pin22 from AUD\_HP1\_EN to AMP\_MUTE#\_R  
 Page48: change BAT1 from 20.81094.007 to 20.81156.007  
 Page22: change ODD1 from 62.10065.541 to 62.10065.751  
 Page22: change R231 R247 from 0ohm resistor to 0ohm pad  
 12/05  
 Page25: change R39 R53 R21 R31 R22 R35 R28 from 0ohm resistor to 0ohm pad  
 Page46: change L23 from 68.R8210.10V to 68.R101A.20B and change U43 from 84.04812.A37 to 84.04168.037 by power team's request  
 Page41: change R344 from 2K87 to 3K16 and change C586 from 0.47u to 0.1u by power team's request  
 Page41: change U35 U39 from 84.01426.037 to 84.12003.A37 and change U6 U7 U36 U38 from 84.01712.037 to 84.57N03.A37 by power team's request  
 Page45: change R457 from 11K to 3K48 and change TC23 from 390u to 220u by power team's request  
 12/08  
 Page26: change EC7 from DY to mount EMI's request  
 Page48: change EC28 EC30 EC31 EC32 from DY to mount EMI's request  
 Page31: change EC51 EC52 EC55 EC57 from 0.1u DY to 22p mount EMI's request  
 Page5: change C79 C80 from DY to mount EMI's request  
 Page46: change C659 from DY to GFX EMI's request  
 Page50: change SPRING\_GND16-SPRING\_GND20 from DY to mount EMI's request  
 Page50: add EC61-EC67 0.1u by EMI's request  
 Page20: change R313 R314 from 10K 100K to 18K 47K by NV's request  
 Page35: change U14 pin83 RN65 pin2 from SHM to DBC\_EN by annie's request  
 Page18: change LCD1 pin35 from NC to DBC\_EN by annie's request  
 Page20: add ER1-ER8 0ohm pad by EMI's request  
 Page10: change C636 from 1000P DY to 27p mount by RF's request  
 12/09  
 Page49: change R406 from 6K2 to 4K75 by power team's request  
 Page46: change TC16 from mount to GFX  
 Page50: add TC19 TC24 100u  
 Page41: change C528 C529 S30 C588 C597 C604 from 10u to 4.7u and change C528 C588 from mount to DY  
 Page46: change C656 C653 from 10u to 4.7u and change C653 from GFX to DY  
 Page42: change C856 C857 C851 C850 from 10u to 4.7u and change C857 C850 from mount to DY  
 Page41: change TC5 from DY to mount  
 Page5: change C553 C538 C552 C539 C547 C536 C548 C537 from DY to mount  
 Page17: change C426 C428 C429 from 10u to 4.7u and change C429 from DY to mount  
 Page16: change C440-C442 C463-C465 from 10u to 4.7u and change C440 from DY to mount and change C464 from DY to mount  
 Page20: change HDMI from 62.10078.161 to 62.10078.171 by CE's request  
 Page24: change USBNCN1 from 20.F1035.015 to 20.F1290.015 by CE's request  
 12/10  
 Page46: add C873 33p GFX by RF's request  
 Page43: add C874 C875 33p by RF's request  
 Page20: swap U8 pin13 14 47 48  
 Page33: change R16 from DY to mount  
 Page47: change R292 from 0ohm resistor to 0ohm pad  
 12/11  
 Page33: change MINI2 pin 51 from 5V\_S5\_MIN1 to 5V\_S5\_MIN2  
 12/15  
 Page52: change VRAM strap R350

Wistron Corporation  
 21F, No. 1, Hsin-Tsu Rd., Hsinchu, Taiwan 300, R.O.C.  
**HISTORY**  
 Doc. Number: **JV50**  
 Date: **2009.08.05** Page **30** of **30**

SB SB SC -1  
12/22  
Page49: change R427 from 30K 47K and R428 from 47K to 30K

SC  
12/22  
Page42: modify by power team's request  
Page35: change R372 R395 from DY to mount and change R373 R394 from mount to DY

-1  
01/06  
Page17: change C400 from mount to DY and change C399 from DY to mount  
Page30: change R267 from 39R to 0ohm pad  
Page38: delete RN7 and add Q36 Q37  
Page25: change U3 pin 38 52 from LAN\_AVDD to TP and change U3 pin 68 from NC to TP  
Page25: delete R58 and add RN87 and change U5 to 72.24C02.R01  
Page3: change R255 from 22R to 33R and change RN42 from 0ohm to 33R  
Page33: change R268 R275 R259 from 0ohm resistor to 0ohm pad  
Page35: change R394 from DY to mount and change R395 from mount to DY  
Page28: change R526 from 0ohm resistor to 0ohm pad  
Page35: change R401 from 0ohm resistor to 0ohm pad  
Page35: delete Q12 and add R502 R503  
Page35: change RN23 pin 5 6 from 3D3V\_AUX\_S5 to 3D3V\_S0  
Page44: change U46 to APL5930 by power team's request  
Page38: add 3G and BT option  
Page28: change R479 from 8K2 to 10K and change R480 from 6K2 to 4K99 for audio speaker gain  
Page28: merge CCD1 to LCD1

01/07  
Page44: change R437 from 0ohm pad to 0ohm resistor  
Page9: change TC18 from UMA to DY and change C276 from DY to mount  
Page35: delete RN21 and add R507 10K DY  
Page38: change RN4 to 330R and change RN8 to 100R and delete R10 and change RN3 to 8P4R 200R  
Page47: change C515 to 78.15322.2FL by power team's request  
Page3: mount 33p on EC23 EC24 EC25 EC39 EC48 for RP's request  
Page3: add EC68 EC69 33p DY by RP's request  
Page20: add R129 4K7 for different vendor

01/08  
Page42: change R541 from 200K to 100K and change R544 location  
Page42: change R532 R545 from 0ohm pad to 0ohm resistor

01/09  
Page38: change name from 3G/ST\_LED1 to 3GBT\_LED1  
Page50: add SPRING\_GND23 34.40U07.001, SPRING\_GND24 34.40U07.001, SPRING\_GND25 34.15J03.001  
Page50: SPRING\_GND17, SPRING\_GND19 change from 34.41Y19.001 to 34.39S07.003  
Page50: SPRING\_GND18 change from 34.41Y19.001 to 34.4B312.002

WIS		Wistron Corporation	
緯創資通		21F, No. 1, Hsin-Tai Road, Hsinchu, Taipei-Hsien 301, Taiwan, R.O.C.	
HISTORY			
Doc. No.	Document Number	JV50	SB
Date	Issue	18/09/2009	1/1