


Big Bear 2A (AS 18") Block Diagram

Project code: 91.4AJ01.001
 PCB P/N : 48.4AJ01.001
 REVISION : 08208-1



PCB STACKUP

TOP	_____
VCC	_____
S	_____
S	_____
GND	_____
BOTTOM	_____

SYSTEM DC/DC TPS51125 47	
INPUTS	OUTPUTS
DCBATOUT	5V_S5(7A)
	3D3V_S5(7A)
SYSTEM DC/DC TPS51124 48	
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0(8A)
	1D2V_S0(5A)
SYSTEM DC/DC TPS51117 49	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3(10A)
RT9026PFP 50	
1D8V_S3	DDR_VREF_S3
	0D9V_S3(1A)
RT9166 50	
3D3V_S0	2D5V_S0
	(300mA)
G957 50	
3D3V_S0	1D5V_S0(1A)
G9161 50	
3D3V_S5	1D2V_S5
	(400mA)
CHARGER MAX8731A 51	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR
	18V 6.0A
	UP+5V
	5V 100mA
CPU DC/DC ISL6265HR 46	
INPUTS	OUTPUTS
	VCC_CORE_S0_0
	0~1.55V 18A
DCBATOUT	VCC_CORE_S0_1
	0~1.55V 18A
	VDDNB
	0~1.55V 18A

<http://hobi-elektronika.net>

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size A3	Document Number	Rev
	Big Bear 2A	SC

Date: Monday, October 27, 2008 Sheet 1 of 55

5

4

3

2

1

D

D

C

C

B

B

A






A

<http://hobi-elektronika.net>

<Core Design>

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
HISTORY			
Size	Document Number	Rev	
A3	Big Bear 2A	SA	
Date: Monday, October 27, 2008		Sheet 2	of 55






1



SEL_27	1	27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
REF2	0*	100MHz differential spreading SRC clock
SEL_SATA	1	100MHz non-spreading differential SATA clock
REF1	0*	100MHz differential spreading SRC clock
SEL_HTT66	1	66MHz 3.3V single ended HTT clock
REF0	0*	100MHz differential HTT clock

* default

CPU_CLK (200MHz)



ICS9LPRS480BKLFT-GP
71.09480.A03
2nd = SLG:71.08628.003



OSC_14M_NB
RS780M 1.1V 158R/90.9F

Due to PLL issue on current clock chip, the SBlink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

* RS780 can be used as clock buffer to output two PCIe reference clocks. By default, chip will configured as input mode, BIOS can program it to output mode.



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CLKGEN_ICS9LPRS480**

Size: **A3** Document Number: **Big Bear 2A** Rev: **SA**

Date: **Monday, October 27, 2008** Sheet: **3** of **55**



SKT-CPU638P-GP-U2
62.10055.111
 2ND = 62.10055.251
SKT-BGA638H176

State	Specification	Notes	2M200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
	CPU COF	1	2000 MHz
S0.C0.P0	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
	CPU COF	1	1800 MHz
	TDP	3	TBD
S0.C0.P1	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P2	CPU COF	1	1300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P4	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P5	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P6	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **CPU_HT_LINK I/F (1/4)**

Size: **A3** Document Number: **Big Bear 2A** Rev: **SA**

Date: Monday, October 27, 2008 Sheet 4 of 55



SKT-CPU638P-GP-U2
62.10055.111
2ND = 62.10055.251




U38C
62.10055.111
2ND = 62.10055.251

<Core Design>




緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU_DDR (2/4)		
Size	Document Number	Rev			
A3	Big Bear 2A	SA			
Date:	Monday, October 27, 2008	Sheet	5	of	55



IF 0 ohm IS NOT GOOD ENOUGH, TRY 68.00082.491


LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.



LYAOUT: Route FBCLKOUT_H/L
differentially impedance 80

HDT Connectors

CPU_DBREQ#	1	TP17	TPAD14-GP
CPU_DBRDY	1	TP50	TPAD14-GP
CPU_TCK	1	TP21	TPAD14-GP
CPU_TMS	1	TP23	TPAD14-GP
CPU_TDI	1	TP20	TPAD14-GP
CPU_TRST#	1	TP19	TPAD14-GP
CPU_TDO	1	TP18	TPAD14-GP
1D8V_S3	1	TP29	TPAD14-GP
HDT_RST#	1	TP183	TPAD14-GP



<http://hobi-elektronika.net>


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU_Control&Debug (3/4)**


Size: A3 Document Number: **Big Bear 2A** Rev: SC

Date: Monday, October 27, 2008 Sheet 6 of 55



SKT-CPU638P-GP-U2
62.10055.111
2ND = 62.10055.251


36A for VDD0&VDD1



SKT-CPU638P-GP-U2
62.10055.111
2ND = 62.10055.251

<http://hobi-elektronika.net>


36A for VDD0&VDD1







<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU_Power_(4/4)		
Size	Document Number				Rev
A4	Big Bear 2A				SA
Date:	Monday, October 27, 2008	Sheet	7	of	55



REVERSE TYPE



Place C2.2uF and 0.1uF < 500mils from DDR connector

Main Source: 62.10017.691
 2ND = 62.10017.911
 LOW 5.2 mm

<http://hobi-elektronika.net>


<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wd Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **DDR_SO-DIMM SKT_1**

Size: Custom Document Number: **Big Bear 2A** Rev: SA


Date: Monday, October 27, 2008 Sheet 8 of 55



REVERSE TYPE



(A2)



Place C2.2uF and 0.1uF < 500mils from DDR connector

DDR2-200P-23-GP-U1
 62.10017.A71
 2ND = 62.10017.B51
 HI 9.2mm

<http://hobi-elektronika.net>

<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wei Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR_SO-DIMM SKT_2**

Size: Custom	Document Number: Big Bear 2A	Rev: SA
Date: Monday, October 27, 2008	Sheet: 9 of	55


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor




Place these Caps near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near DM2










Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title DDR DAMPING & TERMINATION		
Size A3	Document Number Big Bear 2A	Rev SA
Date Monday, October 27, 2008	Sheet 10	of 55



RS780 Display Port Support (muxed on GFX)

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


ATI-RS780M_HT LINK&PCIE(1/3)

File: **Big Bear 2A**

Size: A3 Document Number: **SA**

Date: Monday, October 27, 2008 Sheet 11 of 55

<http://nobi-elektronika.net>



STRAP_DEBUG_BUS_GPIO_ENABLE#
 Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNC#)
 *1 :Disable 0 : Enable

RS780: Enables Side port memory (RS780 use HSYNC#)
 *1 :Disable 0 : Enable

SUS_STAT#
 Selects Loading of STRAPS From EEPROM
 *1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected,
 or use default values if not connected

PART 3 OF 6

CRT/TVOUT
 LVMT
 CLOCKS PM PLL PWR
 MIS.



SB
 77.C1071.081
 2ND = 77.21071.071

SD_0902
 1.R79
 715R2F-GP

ENABLE External CLK GEN

SD_0827
 1.R290
 0R2J-2-GP

	GPIO MODE	
STRP_DATA	*1	0
VCC_NB	1.0V	1.1V











3. System Sensor, Put between CPU and NB.

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.





Title		
ATI-RS780M_LVDS&CRT_(2/4)		
Size	Document Number	Rev
A3	Big Bear 2A	SA
Date:	Monday, October 27, 2008	Sheet 12 of 55









FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-








\bar{E}	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			SWITCH		
Size	Document Number		Rev		SB
A3	Big Bear 2A				
Date:	Monday, October 27, 2008	Sheet	14	of	55


LAUNCH



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LAUNCH & LID	
Size	Document Number
A4	Big Bear 2A
Date:	Monday, October 27, 2008
Sheet	15 of 55
Rev	SC

LCD / INVERTER / CCD CONN



<http://hobi-elektronika.net>





<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD CONN**

Size: A4	Document Number: Big Bear 2A	Rev: SC
Date: Monday, October 27, 2008	Sheet 16 of 55	

LED




<http://hobi-elektronika.net>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: LED & LAUNCH

Size: A3	Document Number: Big Bear 2A	Rev: SC
Date: Monday, October 27, 2008	Sheet: 17	of: 55







Change C409; C411, C413 to 1.5pF (78.1R574.1FL) in UMA


Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



CRT I/F & CONNECTOR



DDC_CLK & DATA level shift



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**



Size: Document Number: **Big Bear 2A** Rev: SA

Date: Monday, October 27, 2008 Sheet 18 of 55


HDMI SM BUS LEVEL shifter



Close HDMI1





Place near MXM connector



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			HDMI CONNECTOR
Size	Document Number	Rev	
A3	Big Bear 2A	SD	
Date:	Monday, October 27, 2008	Sheet	19 of 55








POWER EXPRESS SUPPORT








PE_GPIO0 MXM RESET H: Enable

PE_GPIO1 MXM POWER ENABLE H: Enable

PE_GPIO2 MODE SWITCH




TMD5_HP0D MXM HOT PLUG















Place R near pin14. Route it with 10mils Trace width and 25mils spacing to any signals in X, Y, Z directions.

USB	
Pair	Device
11	MINIC1 WLAN
10	NC
9	WebCam
8	USB1 CN OCP0#
7	New Card
6	FP
5	Bluetooth
4	USB2 CN OCP0#
3	Card reader
2	MINIC2 TV
1	USB Port3 OCP4#
0	USB Port4 OCP4#




PLACE SATA AC DECOUPLING CAPS CLOSE TO SB700







DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree

Place near chip as close as possible




32K suspend clock output




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
G792			
Size	Document Number	Rev	
A3	Big Bear 2A	SA	
Date:	Monday, October 27, 2008	Sheet	25 of 55

ODD Connector




SD_0828




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CDROM			
Size	Document Number		Rev
A4	Big Bear 2A		SD
Date:	Monday, October 27, 2008	Sheet	26 of 55


SATA HDD Connector




2ND SATA HDD Connector




<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
HDD	
Size	Document Number
A4	Big Bear 2A
Date: Monday, October 27, 2008	Sheet 27 of 55
Rev	SD

BLUETOOTH MODULE




EC40 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request



<Core Design>






 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
BLUETOOTH	
Size	Document Number
A4	Big Bear 2A
Date: Monday, October 27, 2008	Rev SA
Sheet 28	of 55

MDC 1.5 CONN



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MDC	
Size	Document Number
A4	Big Bear 2A
Date:	Rev
Monday, October 27, 2008	SA
Sheet 29 of 55	




ESD Protection

<http://hobi-elektronika.net>


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title USB		
Size A4	Document Number Big Bear 2A	Rev SB
Date: Monday, October 27, 2008	Sheet 30 of	55

Finger printer




SD_0903




<http://hobi-elektronika.net>

<Core Design>



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Finger Printer			
Size	Document Number		Rev
A4	Big Bear 2A		SD
Date:	Monday, October 27, 2008	Sheet	31 of 55



7 IN 1 CARD-READER (SD/SD IO/MMC/MMC4.0/MS/MS PRO/XD)





LAN Connector




LAN Link: Green(A3), behavior is the same for 10/100/1000 bits

LAN Data: Yellow(B2), when LAN is transferring data.



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

For EMI Near LAN1 CONN




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN CONN**

Size: A4	Document Number: Big Bear 2A	Rev: SB
Date: Monday, October 27, 2008		Sheet 34 of 55

NV SMBus
 A(pin143&145) : VGA(CRT) / DOCK
 B(pin218&220) : DVI
 C(pin208&210) : HDMI / TPI / LVDS



<http://hobi-elektronika.net>


<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Graphic MXM CONN**

Size: A3	Document Number:	Rev: SD
Big Bear 2A		
Date: Monday, October 27, 2008	Sheet: 35	of: 55



NEWCARD Connector




TOP VIEW



Place them Near to Connector



Place them Near to Chip



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

NEW CARD

Size

Document Number

A4



Big Bear 2A

Rev

SC

Date: Monday, October 27, 2008







Sheet 36 of 55



<Core Design>


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Azalia codec ALC268	
Size A3	Document Number Big Bear 2A
Date: Monday, October 27, 2008	Rev SA

AUDIO OP AMPLIFIER




Gain = $R_f/R_i = 52K/20K = 2.6V/V$
 $f(HP) = 1/(2 \cdot \pi \cdot 20K \cdot 0.47\mu f) = 16.9Hz$
 If $V_{IN} = 1.54V$ Gain = $2.6V/V$ $R_L = 4\Omega$ $V_O(peak) = 4V$ $V(rms) = 2.828V$
 Power = $2.828^2/4 = 1.999W$

KBC_MUTE_GPIO8



Gain = $R_f/R_i = 20K/18K = 0.9V/V$
 $f(HP) = 1/(2 \cdot \pi \cdot 20K \cdot 0.47\mu f) = 16.9Hz$
 If $V_{IN} = 1.54V$ Gain = $0.9V/V$ $R_L = 4\Omega$ $V_O(peak) = 4V$ $V(rms) = 2.828V$
 Power = ?





<Core Design>



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
AUDIO AMP		
Size	Document Number	Rev
A3		SB
Date:	Monday, October 27, 2008	Sheet 39 of 55


LINE IN



MIC IN




REAR Speaker




SD_0912 change 2nd

SUBWOOFER



INT. MIC



<http://hobi-elektronika.net>


<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO JACK**


Size: A4	Document Number: Big Bear 2A	Rev: SD
Date: Monday, October 27, 2008	Sheet: 40	of: 55

BIOS




**16M Bits
SPI FLASH ROM**

CIR Module



GOLDEN FINGER FOR DEBUG BOARD

TOP VIEW




(BOTTOM VIEW)

A15	(B1)
A14	(B2)
⋮	⋮
A2	(B14)
A1	(B15)


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
BIOS & CIR			
Size	Document Number		Rev
A4	Big Bear 2A		SB
Date:	Monday, October 27, 2008	Sheet	42 of 57


Aux Power 3D3V_AUX_S5




Run Power



PX Run Power



SD_0902




<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **RUN POWER and 3D3V_AUX_S5**


Size A3	Document Number	Rev
Date: Monday, October 27, 2008	Big Bear 2A	SD
Sheet 43	of 57	



P/H @ 1D8V_S3 PAGE




Reference schematic recommend




<Core Design>


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
POWER ON LOGIC		
Size A3	Document Number Big Bear 2A	Rev SA
Date: Monday, October 27, 2008	Sheet 44	of 57




SN0608098



DCDC 1D2V(TPS5117)




CPU_CORE ISL6265HRTZ




	S3	S5	VDDQ	VTTREF	VTT
S0	1	1	1	1	1
S4	0	0	0	0	0


1D8V/0D9V(TPS5116)




1D1V(TPS5117)




2.5V LDO EMC4002



1.5V LDO



CHARGER BQ24745




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Power Block Diagram

Size A3 Document Number Big Bear 2A Rev SA
Date: Monday, October 27, 2008 Sheet 45 of 57



<http://hobi-elektronika.net>





<Core Design>

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU Vcore(ISL6265HR)	
Size	Document Number	Big Bear 2A	
A3		Rev	SA
Date:	Monday, October 27, 2008	Sheet	46 of 57


2008/04/15



Design Current = 6A
 Max Current = 7A
 OCP min = 10A

Cyntec 7*7*3
 DCR=30mohm, Irating=6A
 Isat=13.5A

2008/04/18



Close to VFB Pin (pin5)

-1_1014

ACOUSTIC NIOSE

Id=7A
 Qg=8.7~13nC
 Rds(on)=23~30mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm


Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm



Id=7A
 Qg=8.7~13nC
 Rds(on)=23~30mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm

Id=7.7A
 Qg=8.5~13nC
 Rds(on)=16.5~21mohm



http://hobi-elektronika.net

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **DCDC 5V/3D3V (TPS51125)**

Size: A3	Document Number:	Rev: SA
Date: Monday, October 27, 2008	Sheet 47 of 57	



$$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$$


$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2 * L * E)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$$



	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1 + R2) / R2$ --> PWM mode
 $V_{out} = 0.764V * (R1 + R2) / R2$ --> Skip Mode




2008/04/17




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			TPS51124 1D1V 1D2V		
Size	Document Number				Rev
A3			Big Bear 2A		SA
Date:	Monday, October 27, 2008	Sheet	48	of	57



$$V_{out} = 0.75 * (R1 + R2) / R2$$




<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
1D8V(TPS5117)			
Size	Document Number		Rev
A4			SB
Date:	Monday, October 27, 2008	Sheet	49 of 57

G957


1D5V_S0
I_{omax}=1A




1D2V_S5
I_{omax}=400mA



2D5V_S0
I_{omax}=0.3A 2D5V/300mA




I_{omax}=1A
OCP>2A



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title 0D9V&2D5V&1D25V&1D5V	
Size A4	Document Number Big Bear 2A
Date Monday, October 27, 2008	Rev SB
Sheet 50 of 57	


Adaptor in to generate DCBATOUT



2008/09/03

U29
AO4433-GP
84.04433.A37
2ND = 84.04407.F37

BATTERY CONNECTOR




2008/05/12

15,41,51 BAT_SDA
15,41,51 BAT_SCL
41 BAT_IN#

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
AD/BATT CONN		
Size	Document Number	Rev
A4		SA
Date	Monday, October 27, 2008	Sheet 52 of 57



SPRING ON BOTTOM

SPRING ON TOP

SD_0903

DIMM

MXM

Touch Pad HDMI

SB-U15

USB

Jack

RN24

Check test point

STAND OFF ON BOTTOM

STAND OFF ON TOP

CPU & NB

Mini Card

MXM














MDC

Test Point放在Dimm Door打開可量測處

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		EMI/Spring/Boss	
Size	Document Number	Rev	
A3		SD	
Date:	Monday, October 27, 2008	Sheet	53 of 57



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/Spring/Boss**

Size: A3 Document Number: **Big Bear 2A** Rev: SC

Date: Monday, October 27, 2008 Sheet 54 of 57