



VER : 1A

# ZRL BLOCK DIAGRAM

BOM P/N	Description
31ZRLMB0000	ZRL MB ASSY(UMA,HR,DC)W/O CPU
31ZRLMB0010	ZRL MB (UMA,HR,DC,SURGE)W/O CPU





ZRL power tree




Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable








**DP & PEG Compensation**





**Processor pull-up(CPU)**



**eDP Hot-plug**



# Sandy Bridge Processor (DDR3)



**Quanta Computer Inc.**  
**PROJECT : ZRL**  
**Sandy Bridge 2/4**

Size	Document Number	Rev
		1A
Date:	Tuesday, June 21, 2011	Sheet 5 of 34

SNB 45W:8.5A  
 Spec  
 330uF/6mohm x 2  
 22uF x 12  
 22uF x 7 (Non-stuff)


**POWER**

**POWER**

CPU Core Power  
 SNB 45W:52A  
 Spec  
 470uF/4mohm x 4  
 22uF x 16  
 10uF x 10

CPU VGT  
 SNB 45W:21.5A  
 Spec  
 470uF/4mohm x 2  
 22uF x 12

CPU MCH  
 SNB 45W: 5A  
 Spec  
 330uF/6mohm x 1  
 10uF x 6  
 Real  
 10uF x 6



**CORE SUPPLY**

**GRAPHICS**



**SVID**

**1.8V RAIL**


**SENSE LINES**

CPU VCCPL  
 SNB 45W:1.5A  
 Spec  
 330uF/7mohm x 1  
 10uF x 1  
 1uF x 2


Layout note: need routing together and ALERT need between CLK and DATA



# Sandy Bridge Processor (GND)




# Sandy Bridge Processor (RESERVED, CFG) 07



## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



## CFG[6:5] (PCIe Port Bifurcation Straps)


11: (Default) x16 - Device 1 functions 1 and 2 disabled  
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled  
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)  
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




Quanta Computer Inc.

PROJECT : ZRL


### Cougar Point (DMI,FDI,PM)





### Cougar Point (LVDS,DDI)



### PCH Pull-high/low(CLG)



### System PWR\_OK(CLG)




Follow PDG eDP disable guide




### Cougar Point (HDA,JTAG,SATA)


### PCH2 (CLG)




### RTC Circuitry(RTC)




### HDA Bus(CLG)



### PCH JTAG Debug (CLG)



### PCH Dual SPI (CLG) MX25L3205DM2I-12G: AKE39FP0Z00 W25X32VSSIG: AKE39ZPN00




### PCH Strap Table


Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V <sub>0</sub> R126 *1K 4 SPKR									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R14									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC R331 330K 4 PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	+3V <sub>0</sub> R33, R372, R32, R358 *1K 4
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		R359 *1K 4									
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V R56 *1K 4 ACZ_SDOUT_R									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	+1.8V R352 2.2K 4 R351 *1K 4 DF_TVS [11] H_SNB_IVB# [4]									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R109 *1K 4 PLL_ODVR_EN [11]									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_SS0 R64 1K 4 ACZ_SYNC_CODECC									
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										

Default weak pull-up on GNT0/1#  
(Need external pull-down for LPC BIOS)


Cougar Point-M (PCI,USB,NVRAM)




PLTRST#(CLG)




PCI/USB0# Pull-up(CLG)




CLK\_REQ/Strap Pin(CLG)



SMBus/Pull-up(CLG)




SMBus(PCH)



CLOCK TERMINATION for PCIE



# Cougar Point (GPIO, VSS\_NCTF, RSVD)



	dGPU_PWR_CTRL# (GPIO68)	SRU_ID1 (GPIO64)	SKU_ID0 (GPIO16)	VGA H/W Signal	Setup Menu	
UMA Only	1	0	0	UMA	Hidden	UMA boot
Discrete Only	0 or 1	0	1	GPU	Hidden	GPU boot
Switchable (Mux)	0	1	0	UMA+GPU	DIS/SG	UMA boot
Optimize (Muxless)	0	1	1	UMA	UMA/SG	UMA boot

0 = GPU power is control by PCH GPIO (Discrete, SG or Optimize)  
1 = GPU power is control by H/W (pure Discrete SKU)

**SV\_SET\_UP**

High = Strong (Default)

TEST\_SET\_UP R124 R107 10K 4 0.4

**SGPIO**

S\_GPIO R111 R95 1K/F 4 \*100 4

**MFG--TEST**

MFG\_MODE R374 R360 10K 4 \*0 4

Intel ME Crypto Transport Layer Security (TLS) cipher suite  
Low = Disable (Default)  
High = Enable

FDI\_OVRVLTG R129 \*10K/F 4

**FDI TERMINATION VOLTAGE OVERRIDE**

Low - Tx, Rx terminated to same voltage

DMI\_OVRVLTG R94 \*200K/F 4

**DMI TERMINATION VOLTAGE OVERRIDE**

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

BIOS\_REC R128 R110 10K 4 \*0 4

**BIOS RECOVERY**

High = Disable (Default)  
Low = Enable

**GPIO Pull-up/Pull-down (CLG)**

CR\_WAKER# R348 10K/F 4  
SMIB# R366 10K 4  
PLL\_ODVR\_EN R127 \*10K 4

EC\_EXT\_SMI# R299 10K 4  
EC\_EXT\_SCI# R34 10K 4

STP\_PCI# R363 \*10K 4  
EC\_A20GATE R96 10K 4  
EC\_RCIN# R93 10K 4  
CRIT\_TEMP\_REP# R355 10K 4

dGPU\_PWROK R36 \*10K 4

GPIO27 R80 \*10K 4

dGPU\_PWR\_CTRL# R297 10K 4  
SRU\_ID1 R305 \*100K 4  
SKU\_ID0 R15 R22 \*10K 4 10K 4

SKU\_ID0 R370 R356 \*10K 4 10K 4

BOARD\_ID0 R361 \*10K 4  
BOARD\_ID1 R300 10K 4  
BOARD\_ID2 R115 10K 4

R376 10K 4  
R301 \*10K 4  
R133 \*10K 4


CougarPoint\_R1P0

GPIO27: Un-multiplexed. Can be configured as wake input to allow wakes from Deep Sleep. If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.

R353??




COUGAR POINT (POWER)

Cougar Point-M (POWER)



VCCVRM: 1.8V (Desktop) 1.5V (Mobile) 2/20 del for Pre-Est


IBEX PEAK-M (GND)



**Quanta Computer Inc.**  
PROJECT : ZRL



Size	Document Number	Rev
	<b>Cougar Point 6/6</b>	1A
Date:	Tuesday, June 21, 2011	Sheet 13 of 34

DDR RVS 4H




02/23 Remove 0ohm to GND

Place these Caps near So-Dimm0.




CAD Note: All VREF traces should have 10 mil trace width



**Quanta Computer Inc.**  
**PROJECT : ZRL**

Size	Document Number	Rev
	<b>DDRIII SO-DIMM-0</b>	1A
Date:	Tuesday, June 21, 2011	Sheet 14 of 34

DDR\_RVS (DDR)




02/23 Remove 0ohm to GND

PC2100 DDR3 SDRAM SO-DIMM (204P)


CAD Note: All VREF traces should have 10 mil trace width

2.48A

PC2100 DDR3 SDRAM SO-DIMM (204P)






Place these Caps near So-Dimm1.




**Quanta Computer Inc.**  
PROJECT : ZRL


Size	Document Number	Rev
	DDR3 SO-DIMM-1	1A
Date:	Tuesday, June 21, 2011	Sheet 15 of 34




LVDS



LCD Power




Backlight Control







# HDMI



# EMI








# HDMI-detect





# LAN


<BOM note>  
 If center tap power come from internal switch regulator=>Stuff 52SWR@ (Default)  
 If center tap power come from internal LDO=>Stuff 52LDO@




<Layout note>  
 Close to LAN Chip 1nF reserved for EMI



# TRANSFORMER



# RJ45 Connector






Active LED Pin:  
 Non-overclocking=>active high


LINK LED Pin:  
 SWR mode=>active low  
 LDO mode=>active high

# MINI-CARD WLAN


+3.3V: 1000mA  
 +3.3Vaux: 330mA  
 +1.5V: 500mA




## EE RETURN-PATH CAPACITORS




# MAIN SATA HDD




# ODD (SATA)




 <b>Quanta Computer Inc.</b> <b>PROJECT : ZRL</b>		Size	Document Number	Rev
		<b>SATA-HDD/ODD/USB-ESATA</b>		
Date:	Tuesday, June 21, 2011	Sheet	20	of 34


# Codec




# Power




# Mute(ADO)



# Internal MIC



# Internal Speaker




**Quanta Computer Inc.**

**PROJECT : ZRL**


Size Document Number **REALTEK ALC271X** Rev 1A

Date: Tuesday, June 21, 2011 Sheet 21 of 34


MIC




HP




C-test , remove Q25,Q24, stuff R236,R235 fix POPO sound




 <b>Quanta Computer Inc.</b> PROJECT : ZRL		Rev 1A
Date: Tuesday, June 21, 2011		Sheet 22 of 34

# 4 in 1 CARD READER IC (SD,MMC,xD,MS)




CTRL0, CTRL1 trace length shorter, and surround with GND.



PIN45=Clock input selection  
 '1' for 48MHz input [Default,Internal PU]  
 '0' for 12MHz input



# 2 IN 1 CARD READER CONN (SD/MMC)




Main	DFHS11FR011
Second	DFHS11FR033


**PROJECT : ZQ5**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>AU6433 CardReader</b>	1A
Date:	Tuesday, June 21, 2011	Sheet 23 of 43


# USB




# BT




# \*BT




# LED



# USB/B





**Quanta Computer Inc.**  
**PROJECT : ZRL**


Size	Document Number	Rev
	<b>USB/ BT</b>	1A
Date:	Tuesday, June 21, 2011	Sheet 24 of 34




# K/B




# TP



# CPU FAN










# HOLE



**Quanta Computer Inc.**  
PROJECT : ZRL


Size	Document Number	Rev
	<b>KB/FAN/TP+FP</b>	1A
Date:	Tuesday, June 21, 2011	Sheet 25 of 34




**Quanta Computer Inc.**  
PROJECT : ZRL

Size	Document Number	Rev
	WPCE791 & FLASH	1A


Date: Tuesday, June 21, 2011 Sheet 26 of 34



 <b>Quanta Computer Inc.</b> <b>PROJECT : ZRL</b>		Size	Document Number	Rev
			<b>Charger (ISL88731A)</b>	1A
Date:	Tuesday, June 21, 2011	Sheet	27	of 34

Add ESD diode base on EC FAE suggestion

Ven=7.23V




**+5VPCU**  
 5 Volt +/- 5%  
 TDC : 4.125A  
 PEAK : 5.5A  
 OCP : 6.6A  
 Width : 170mil

**+3VPCU**  
 3.3 Volt +/- 5%  
 TDC : 3.86A  
 PEAK : 5.15A  
 OCP : 6.2A  
 Width : 160mil

**OCP:6.6A**  
 $L(\text{ripple current}) = (9-5) \cdot 5 / (2.2 \mu \cdot 0.4 \text{M} \cdot 9) = 2.525 \text{A}$   
 $I_{ocp} = 6.6 - (2.525 / 2) = 5.34 \text{A}$   
 $V_{th} = 5.34 \text{A} \cdot 14 \text{mOhm} = 0.07472 \text{mV}$   
 $R(\text{Ilim}) = (74.72 \text{mV} \cdot 10) / 10 \mu \text{A} = 74.723 \text{K}$

**OCP:6.2A**  
 $L(\text{ripple current}) = (9-3.3) \cdot 3.3 / (2.2 \mu \cdot 0.5 \text{M} \cdot 9) = 1.9 \text{A}$   
 $I_{ocp} = 6.2 - (1.9 / 2) = 5.25 \text{A}$   
 $V_{th} = 5.25 \text{A} \cdot 14 \text{mOhm} = 0.0735 \text{mV}$   
 $R(\text{Ilim}) = (73.5 \text{mV} \cdot 10) / 10 \mu \text{A} = 73.5 \text{K}$





TDC : 2.25A  
 PEAK : 3A  
 Width : 100mil


TDC : 1.88A  
 PEAK : 2.5A  
 Width : 80mil

TDC : 2.74A  
 PEAK : 3.65A  
 Width : 110mil

TDC : 0.16A  
 PEAK : 0.21A  
 Width : 10mil








+1.05V\_VTT  
 1.05Volt +/- 5%  
 TDC : 10.6A  
 PEAK : 14.1A  
 OCP : 17A  
 Width : 440mil

[26,32] HWPG\_VTT  
 [26,31,33] MAINON

$T_{on} = (8.8p * 360K * 1.05) / 19 - 0.5 = 179.81ns$   
 $L_{current} = (19 - 1.05) * 179ns / 1uH = 3.228A$   
 $I_{ocp} = 17 - 3.228 / 2 = 15.386A$   
 $V_{cs} = 15.386 * 4.3mohm = 0.06616V$   
 $R_{cs} = 0.06616 / 1u = 66.16Kohm$

$$V_{OUT} = (1 + R1 / R2) * 0.5$$


Close to output cap

 <b>Quanta Computer Inc.</b> PROJECT : ZRL		Size	Document Number	Rev
			<b>+PCH&amp;VTT (RT8238A)</b>	1A
Date:	Tuesday, June 21, 2011	Sheet	30	of 34

**+0.75V\_DDR\_VTT**  
 0.75 Volt +/- 5%  
 TDC : 0.75A  
 PEAK : 1A  
 Width : 40mil

**+SMDDR\_VREF**  
 0.75 Volt +/- 5%  
 TDC : 0.38A  
 PEAK : 0.5A  
 Width : 20mil

**+1.5V\_SUS**  
 1 Volt +/- 5%  
 TDC : 10A  
 PEAK : 13A  
 OCP : 15A  
 Width : 400mil



$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$

AO1718 R<sub>ds(on)</sub>=3.8~4.3mOhm  
 L(ripple current)  
 $= (19-1.5) \times 1.5 / (1\mu \times 400k \times 19)$   
 $\sim 3.454A$   
 $V_{trip} = (15-3.454/2) \times 4.3mohm = 0.05707V$   
 $R_{ILIM} = V_{trip} / 10u = 5.707Kohm$


**+1.5V**  
 1.5 Volt +/- 5%  
 TDC : 0.38A  
 PEAK : 0.5A  
 Width : 20mil

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

G0	G1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

VCCSA_SEL	VCCSA
1	0.8V
0	0.9V

default 0.9V




+VCCSA  
TDC : 4.5A  
PEAK : 6A  
OCP : 7A  
Width : 180mil

OCP=7A  
 $I_{ripple} = (19 - 0.9) * 0.9 / (2.2u * 300K * 19)$   
=1.299A  
 $R_{th} = 14mohm * 8 * (7 - 0.65) / 10uA$   
=71.125K  
Ipeak=8.299A


**Quanta Computer Inc.**  
PROJECT : ZRL

Size	Document Number <b>+VCCSA</b>	Rev 1A
Date:	Tuesday, June 21, 2011	Sheet 32 of 34






For EC control thermal protection (output 3.3V)



Model	date	CHANGE LIST	MODEL	ZRL	
				FROM	To
ZRL	5/18	page16 : L5,L8,L10 change to 0ohm C104,C86,C68 remove for monitor issue L5,L7,L9 change to 0603 package  page 8 : add R422 for GFX_PWRGD page 27 : PQ26,PQ28 change footprint page 17 :Remove U6 HDMI level shift page 9 :add Q26,R423 to separate CODEC SYNC signal page 22 :change R239,R240 to 47 ohm by realtek	X	1A	
			X	1A	
			X	1A	
			1A	B2A	
			1A	B2A	
			1A	B2A	
			1A	B2A	
			1A	B2A	
			1A	B2A	
			1A	B2A	
5/25	page 29 : change PR133 to 1.58K, PR124 to 2.49K ,PC22,PC14 to 0.1u page 22 : remove Q25,Q24, stuff R236,R235 fix POPO sound	1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
6/9	page 24 : change R246 to 33ohm,R245 to 68ohm, R247 to 150ohm for LED brightness.	1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
2A		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		1A	B2A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		
		B2A	C3A		

 <b>Quanta Computer Inc.</b> <small>PROJECT : ZRL</small>	DOC NO.	PROJECT MODEL :	ZRL	APPROVED BY:	Spruce Wu	DATE:	
	<small>Change list2</small>	PART NUMBER:	31ZRLMB0000	DRAWING BY:	Ronnie Liu	REVISION:	

[www.s-manuals.com](http://www.s-manuals.com)