

DR1 (Roberts) Schematics Document

uFCPGA Mobile Penryn

Intel Cantiga-GM + ICH9M

2008-10-02

REV : A00

DY : Nopop Component

<Core Design>



Title			
Cover Page			
Size	Document Number	Rev	
Custom	Roberts	A00	
Date:	Thursday, October 02, 2008	Sheet	1 of 58

Roberts Block Diagram

Project code : 91.4AQ01.001
 PCB P/N : 48.4AQ01.011
 Revision : 08212-1

Clock Generator
SLG8SP513VTR 4

Intel Mobile CPU
Penryn
 Socket P 5,6,7

Intel
Cantiga-GML
 AGTL+ CPU I/F
 DDR Memory I/F
 External Graphics 8,9,10,11,12,13

Intel
ICH9-M
 USB 2.0/1.1 ports (12)
 PCI Express ports (6)
 High Definition Audio
 SATA ports (4)
 LPC I/F
 ACPI 1.1
 PCI/PCI BRIDGE 16,17,18,19

CardReader
Realtek
RTS5158E 21

Azalia
CODEC
IDT
92HD71B7 22

OP AMP
MAX9789A 23

Power SW
G57BR9IU 41

New Card 41

10/100 NIC
Marvell 88E8040 20

Mini-Card
802.11a/b/g 37

CAMERA
 (Option) 41

Bluetooth 41

Right Side:
 USB x 1 43

KBC
WINBOND
WPCE773L 24

Flash ROM
2MB 42

Touch PAD 44

Int. KB 44

Thermal & Fan
EMC2102 25

HDD 36

ODD 36

CPU DC/DC ISL6266A 28,29	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

SYSTEM DC/DC TPS51117 30	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VCCP

SYSTEM DC/DC MAX17020 27	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW

SYSTEM DC/DC TPS51116 31	
INPUTS	OUTPUTS
+PWR_SRC	+1.8V_SUS +0.9V_DDR_VTT +V_DDR_MCH_REF

SYSTEM DC/DC APL5912 32	
INPUTS	OUTPUTS
+1.8V_SUS	+1.5V_RUN

SYSTEM DC/DC LDO 34	
INPUTS	OUTPUTS
+5V_ALW +3.3V_ALW	+5V_RUN +3.3V_RUN

MAXIM CHARGER MAX8731A 26	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC

PCB LAYER	
L1:	Top
L2:	VCC
L3:	Signal
L4:	Signal
L5:	GND
L6:	Bottom


<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size: Custom Document Number: **Roberts** Rev: **A00**

Date: Thursday, October 02, 2008 Sheet 2 of 58



ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5

ICH9 Integrated pull-up and pull-down Resistors

ICH9 EDS 642879 Rev.1.5

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 Rev.0.5

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1 Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC (Config Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of PRC.PC (Config Registers: Offset 224h).
GNT2#/ GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of PRC.PC2 (Config Registers: Offset 224h).
GPIO20	Reserved.	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK.	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disable. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of CLPWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR (Device 28: Function 0:Offset D8).
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap. Rising Edge of PWROK.	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller.
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO20	PULL-DOWN 20K
GPIO49	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2) 1 = The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality(Default)
CFG9	PCIE Graphics Lane	0 = Reserved Lanes, 15->0, 14->1 ect.. 1 = Normal operation (Default): Lane Numbered in Order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disable (Default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enable (Note 3) 11 = Disabled (Default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode [MCH->ICH]: (3->0, 2->1, 1->2 and 0->3 DMI x2 mode [MCH->ICH]: (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital display Port and PCIE are operating simultaneously via the PEG port
SDVO _CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIE disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.


PCIE Routing

LANE2	MiniCard WLAN
LANE3	LAN
LANE5	New Card


USB Table

USB	
Pair	Device
0	USB1
1	USB2
2	USB3
3	RESERVED
4	MINI CARD
5	RESERVED
6	BLUETOOTH
7	NEW CARD
8	RESERVED
9	RESERVED
10	Card Reader
11	CAMERA




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Table of Content			
Size	Document Number	Rev	
Custom	Roberts	A00	
Date:	Thursday, October 02, 2008	Sheet	3 of 58


SSID = CLOCK



Main source: 71.08513.003 (SLG8SP13VTR)
 2nd source: 71.00875.C03 (RTM875N-606-VD-GRT)
 3rd source:
 Co-layout Ref: 71.09355.B03 (ICS9LPRS355BKLFT)



SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M



<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator SLG8SP13VTR**

Size: Custom Document Number
 Customer: **Roberts**

Date: Thursday, October 02, 2008 Sheet 4 of 58


8 H_A#[35..3] <<<>> H_A#[35..3]

D

C


B

A



H_THERMDA, H_THERMDC routing together,
 Trace width / Spacing = 10 / 10 mil

H_THRMTRIP# should connect to
 ICH9 and MCH without T-ing.





<Core Design>



Title		CPU-FSB(1/3)	
Size	Document Number	Rev	A00
Custom	Roberts		
Date: Thursday, October 02, 2008	Sheet 5	of	58

H_DINV#[3..0] <<>> H_DINV#[3..0] 8
 H_DSTBN#[3..0] <<>> H_DSTBN#[3..0] 8
 H_DSTBP#[3..0] <<>> H_DSTBP#[3..0] 8
 H_D#[63..0] <<>> H_D#[63..0] 8

Layout notes
 Z = 55 Ohm 0.5" MAX for CPU_GTLREF0



Layout Note:
 Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".
 Compl, 3 connect with Zo=55 ohm, make trace length shorter than 0.5".

Route the CPU_TEST3 and CPU_TEST5 signals through a ground referenced Zo = 55-ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.

SSID = CPU







<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU-Power(3/3)**

Size: Custom Document Number: **Roberts** Rev: **A00**




Date: Thursday, October 02, 2008 Sheet 7 of 58



SSID = MCH



* is current setting

CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 *
CFG 6	ITPM enable	ITPM disable *
CFG 7	TLS cipher suite with no confidentiality	TLS cipher suite with confidentiality *
CFG 9	PCIE GFX lane reversed	PCIE GFX lane numbered in order *
CFG 10	PCIE loopback enable	PCIE loopback disable *
CFG 12	ALLZ mode enable	ALLZ mode disable *
CFG 13	XOR mode enable	XOR mode disable *
CFG 16	FSB dynamic ODT disable	FSB Dynamic ODT enable *
CFG 19		
DMI Lane Reserved	Normal operation *	Reverse DMI lanes
CFG 20		
SDVO concurrent with PCIE	Only PCIE or SDVO is operational *	PCIE and SDVO are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO interface disable *	SDVO interface enable
L_DDC_DATA	LFP disable *	LFP card present
DDPC_CTRLDATA	SDVO/iHDMI/DP interface disabled *	SDVO/iHDMI/DP interface enabled



CANTIGA-GM-GP-U-NF

- M36 RESERVED#M36
- N36 RESERVED#N36
- R33 RESERVED#R33
- T33 RESERVED#T33
- AH9 RESERVED#AH9
- AH10 RESERVED#AH10
- AH12 RESERVED#AH12
- AH13 RESERVED#AH13
- K12 RESERVED#K12
- AL34 RESERVED#AL34
- AK34 RESERVED#AK34
- AM35 RESERVED#AM35
- T24 RESERVED#T24
- B31 RESERVED#B31
- B2 RESERVED#B2
- M1 RESERVED#M1
- AY21 RESERVED#AY21
- BG23 RESERVED#BG23
- BF23 RESERVED#BF23
- BH18 RESERVED#BH18
- BF18 RESERVED#BF18
- CFG_0 CFG_1 CFG_2 CFG_3 CFG_4 CFG_5 CFG_6 CFG_7 CFG_8 CFG_9 CFG_10 CFG_11 CFG_12 CFG_13 CFG_14 CFG_15 CFG_16 CFG_17 CFG_18 CFG_19 CFG_20
- PM_SYNC# PM_DPRSTP# PM_EXT_TS#_0 PM_EXT_TS#_1 PWROK RSTIN# THERMTRIP# DPRSLPVR
- NC#B48 NC#B47 NC#B46 NC#B45 NC#B44 NC#B43 NC#B42 NC#B41 NC#B40 NC#B39 NC#B38 NC#B37 NC#B36 NC#B35 NC#B34 NC#B33 NC#B32 NC#B31 NC#B30 NC#B29 NC#B28 NC#B27 NC#B26 NC#B25 NC#B24 NC#B23 NC#B22 NC#B21 NC#B20 NC#B19 NC#B18 NC#B17 NC#B16 NC#B15 NC#B14 NC#B13 NC#B12 NC#B11 NC#B10 NC#B9 NC#B8 NC#B7 NC#B6 NC#B5 NC#B4 NC#B3 NC#B2 NC#B1 NC#A47 NC#A46 NC#A45 NC#A44 NC#A43 NC#A42 NC#A41 NC#A40 NC#A39 NC#A38 NC#A37 NC#A36 NC#A35 NC#A34 NC#A33 NC#A32 NC#A31 NC#A30 NC#A29 NC#A28



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cantiga-DMI/CFG(2/6)**

Size: Custom Document Number: **Roberts** Rev: **A00**

Date: Thursday, October 02, 2008 Sheet 9 of 58

14 M_A_DQ[63..0] <<< M_A_DQ[63..0]

M A D00	AJ38	SA_DQ_0
M A D01	AJ41	SA_DQ_1
M A D02	AN38	SA_DQ_2
M A D03	AM38	SA_DQ_3
M A D04	AJ36	SA_DQ_4
M A D05	AD20	SA_DQ_5
M A D06	AM44	SA_DQ_6
M A D07	AM42	SA_DQ_7
M A D08	AN43	SA_DQ_8
M A D09	AN44	SA_DQ_9
M A D010	AU40	SA_DQ_10
M A D011	AT38	SA_DQ_11
M A D012	AN41	SA_DQ_12
M A D013	AN39	SA_DQ_13
M A D014	AU44	SA_DQ_14
M A D015	AU42	SA_DQ_15
M A D016	AU38	SA_DQ_16
M A D017	AY44	SA_DQ_17
M A D018	BA40	SA_DQ_18
M A D019	BD43	SA_DQ_19
M A D020	AV41	SA_DQ_20
M A D021	AV43	SA_DQ_21
M A D022	BE41	SA_DQ_22
M A D023	BC40	SA_DQ_23
M A D024	AY37	SA_DQ_24
M A D025	BC38	SA_DQ_25
M A D026	AV37	SA_DQ_26
M A D027	AT36	SA_DQ_27
M A D028	AY36	SA_DQ_28
M A D029	BB38	SA_DQ_29
M A D030	AV36	SA_DQ_30
M A D031	AV36	SA_DQ_31
M A D032	BD13	SA_DQ_32
M A D033	AU11	SA_DQ_33
M A D034	BC11	SA_DQ_34
M A D035	BA12	SA_DQ_35
M A D036	AU13	SA_DQ_36
M A D037	AV13	SA_DQ_37
M A D038	BD12	SA_DQ_38
M A D039	BC12	SA_DQ_39
M A D040	BB9	SA_DQ_40
M A D041	BA9	SA_DQ_41
M A D042	AU10	SA_DQ_42
M A D043	AV9	SA_DQ_43
M A D044	BA11	SA_DQ_44
M A D045	BD9	SA_DQ_45
M A D046	AY8	SA_DQ_46
M A D047	BA6	SA_DQ_47
M A D048	AV5	SA_DQ_48
M A D049	AT9	SA_DQ_49
M A D050	AV7	SA_DQ_50
M A D051	AN8	SA_DQ_51
M A D052	AU5	SA_DQ_52
M A D053	AU6	SA_DQ_53
M A D054	AT5	SA_DQ_54
M A D055	AN10	SA_DQ_55
M A D056	AM11	SA_DQ_56
M A D057	AM5	SA_DQ_57
M A D058	AJ9	SA_DQ_58
M A D059	AJ8	SA_DQ_59
M A D060	AN12	SA_DQ_60
M A D061	AM13	SA_DQ_61
M A D062	AJ11	SA_DQ_62
M A D063	AJ12	SA_DQ_63

DDR SYSTEM MEMORY A

SA_BS_0	BD21	M A BS#0 14
SA_BS_1	BG18	M A BS#1 14
SA_BS_2	AT25	M A BS#2 14
SA_RAS#	BB20	M A_RAS# 14
SA_CAS#	AD20	M A_CAS# 14
SA_WE#	AY20	M A_WE# 14
SA_DM_0	AM37	M A_DM[7..0] 14
SA_DM_1	AT41	M A_DM1
SA_DM_2	AY41	M A_DM2
SA_DM_3	AU39	M A_DM3
SA_DM_4	BB12	M A_DM4
SA_DM_5	AV6	M A_DM5
SA_DM_6	ATZ	M A_DM6
SA_DM_7	AJ5	M A_DM7
SA_DQS_0	AJ44	M A_DQS0
SA_DQS_1	AT44	M A_DQS1
SA_DQS_2	BA43	M A_DQS2
SA_DQS_3	BC37	M A_DQS3
SA_DQS_4	AW12	M A_DQS4
SA_DQS_5	BC8	M A_DQS5
SA_DQS_6	AU8	M A_DQS6
SA_DQS_7	AM7	M A_DQS7
SA_DQS#_0	AM3	M A_DQS#0
SA_DQS#_1	AT43	M A_DQS#1
SA_DQS#_2	BA44	M A_DQS#2
SA_DQS#_3	BD37	M A_DQS#3
SA_DQS#_4	AY12	M A_DQS#4
SA_DQS#_5	BD8	M A_DQS#5
SA_DQS#_6	AU8	M A_DQS#6
SA_DQS#_7	AM8	M A_DQS#7
SA_MA_0	BA21	M A_A0
SA_MA_1	BC24	M A_A1
SA_MA_2	BG24	M A_A2
SA_MA_3	BH24	M A_A3
SA_MA_4	BG25	M A_A4
SA_MA_5	BA24	M A_A5
SA_MA_6	BD24	M A_A6
SA_MA_7	BG27	M A_A7
SA_MA_8	BF25	M A_A8
SA_MA_9	AW24	M A_A9
SA_MA_10	BC21	M A_A10
SA_MA_11	BG26	M A_A11
SA_MA_12	BH26	M A_A12
SA_MA_13	BH17	M A_A13
SA_MA_14	AY25	M A_A14

CANTIGA-GM-GP-U-NF



15 M_B_DQ[63..0] <<< M_B_DQ[63..0]

M B D00	AK47	SB_DQ_0
M B D01	AH46	SB_DQ_1
M B D02	AP47	SB_DQ_2
M B D03	AP46	SB_DQ_3
M B D04	AJ46	SB_DQ_4
M B D05	AJ48	SB_DQ_5
M B D06	AM48	SB_DQ_6
M B D07	AP48	SB_DQ_7
M B D08	AU47	SB_DQ_8
M B D09	AU46	SB_DQ_9
M B D010	BA48	SB_DQ_10
M B D011	AY48	SB_DQ_11
M B D012	AT47	SB_DQ_12
M B D013	AR47	SB_DQ_13
M B D014	BA47	SB_DQ_14
M B D015	BC47	SB_DQ_15
M B D016	BC46	SB_DQ_16
M B D017	BC44	SB_DQ_17
M B D018	BG43	SB_DQ_18
M B D019	BF43	SB_DQ_19
M B D020	BE45	SB_DQ_20
M B D021	BC41	SB_DQ_21
M B D022	BF41	SB_DQ_22
M B D023	BF41	SB_DQ_23
M B D024	BG38	SB_DQ_24
M B D025	BF38	SB_DQ_25
M B D026	BH35	SB_DQ_26
M B D027	BG35	SB_DQ_27
M B D028	BH40	SB_DQ_28
M B D029	BG39	SB_DQ_29
M B D030	BG34	SB_DQ_30
M B D031	BH34	SB_DQ_31
M B D032	BH14	SB_DQ_32
M B D033	BG12	SB_DQ_33
M B D034	BH11	SB_DQ_34
M B D035	BG8	SB_DQ_35
M B D036	BH12	SB_DQ_36
M B D037	BF11	SB_DQ_37
M B D038	BF8	SB_DQ_38
M B D039	BG7	SB_DQ_39
M B D040	BC5	SB_DQ_40
M B D041	BC6	SB_DQ_41
M B D042	AY3	SB_DQ_42
M B D043	AY1	SB_DQ_43
M B D044	BF6	SB_DQ_44
M B D045	BF5	SB_DQ_45
M B D046	BA1	SB_DQ_46
M B D047	BD3	SB_DQ_47
M B D048	AV2	SB_DQ_48
M B D049	AU3	SB_DQ_49
M B D050	AR3	SB_DQ_50
M B D051	AN2	SB_DQ_51
M B D052	AY2	SB_DQ_52
M B D053	AV1	SB_DQ_53
M B D054	AP3	SB_DQ_54
M B D055	AR1	SB_DQ_55
M B D056	AL1	SB_DQ_56
M B D057	AL2	SB_DQ_57
M B D058	AJ1	SB_DQ_58
M B D059	AH1	SB_DQ_59
M B D060	AM2	SB_DQ_60
M B D061	AM3	SB_DQ_61
M B D062	AH3	SB_DQ_62
M B D063	AJ3	SB_DQ_63

DDR SYSTEM MEMORY B

CANTIGA-GM-GP-U-NF









SB_BS_0	BC16	M B_BS#0 15
SB_BS_1	BB17	M B_BS#1 15
SB_BS_2	BB33	M B_BS#2 15
SB_RAS#	AU17	M B_RAS# 15
SB_CAS#	BG16	M B_CAS# 15
SB_WE#	BF14	M B_WE# 15
SB_DM_0	AM47	M B_DM[7..0] 15
SB_DM_1	AY47	M B_DM1
SB_DM_2	BD40	M B_DM2
SB_DM_3	BF35	M B_DM3
SB_DM_4	BG11	M B_DM4
SB_DM_5	BA3	M B_DM5
SB_DM_6	AP1	M B_DM6
SB_DM_7	AK2	M B_DM7
SB_DQS_0	AL47	M B_DQS0
SB_DQS_1	AV48	M B_DQS1
SB_DQS_2	BG41	M B_DQS2
SB_DQS_3	BG37	M B_DQS3
SB_DQS_4	BH9	M B_DQS4
SB_DQS_5	BB2	M B_DQS5
SB_DQS_6	AU1	M B_DQS6
SB_DQS_7	AM6	M B_DQS7
SB_DQS#_0	AL46	M B_DQS#0
SB_DQS#_1	AV47	M B_DQS#1
SB_DQS#_2	BH41	M B_DQS#2
SB_DQS#_3	BH37	M B_DQS#3
SB_DQS#_4	BG9	M B_DQS#4
SB_DQS#_5	BC2	M B_DQS#5
SB_DQS#_6	AT2	M B_DQS#6
SB_DQS#_7	AN5	M B_DQS#7
SB_MA_0	AV17	M B_A0
SB_MA_1	BA25	M B_A1
SB_MA_2	BC25	M B_A2
SB_MA_3	AU25	M B_A3
SB_MA_4	AW25	M B_A4
SB_MA_5	BB28	M B_A5
SB_MA_6	AW28	M B_A6
SB_MA_7	AT33	M B_A7
SB_MA_8	BD33	M B_A8
SB_MA_9	BB16	M B_A9
SB_MA_10	AW33	M B_A10
SB_MA_11	AY33	M B_A11
SB_MA_12	BH15	M B_A12
SB_MA_13	BH15	M B_A13
SB_MA_14	AU33	M B_A14


<Core Design>



Title		Cantiga-DDR(3/6)	
Size	Document Number	Date	Rev
Custom		Thursday, October 02, 2008	A00
Date: Thursday, October 02, 2008		Sheet 10	of 58



Supply	Signal Group	Imax
+1.05V_VCCP	VCC	2898.52mA
+1.05V_VCCP	VCC_AXG	8700mA
+1.05V_VCCP	VTT	852mA
+1.05V_VCCP	VCC_PEG	1782mA
+1.05V_VCCP	VCC_DMI	456mA
+1.05V_VCCP	VCCA_SM	720mA
+1.05V_VCCP	VCCA_SM_CK	26mA
+1.05V_VCCP	VCCA_HPLL	24mA
+1.05V_VCCP	VCCA_MPLL	139.2mA
+1.05V_VCCP	VCCD_HPLL	157.2mA
+1.05V_VCCP	VCCA_PEG_PLL	50mA
+1.05V_VCCP	VCCD_PEG_PLL	50mA
+1.05V_VCCP	VCC_AXF	321.35mA
+1.5V_RUN	VCC_HDA	50mA
+1.5V_RUN	VCCD_TVDAC	35mA
+1.8V_SUS	VCCD_LVDS	60.31mA
+1.8V_SUS	VCC_SM	3000mA
+1.8V_SUS	VCC_SM_CK	124mA
+3.3V_RUN	VCCA_PEG_BG	414uA
+3.3V_RUN	VCC_HV	105.3mA



VCC SM

VCC GFX NCTF

VCC GFX

VCC SM LF

VCC CORE

POWER

VCC NCTF


CANTIGA-GM-GP-U-NF

CANTIGA-GM-GP-U-NF

<Core Design>



Title			
Cantiga-Power(4/6)			
Size	Document Number	Rev	
Custom		A00	
Date:	Thursday, September 11, 2008	Sheet	11 of 58





DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Cantiga-Power/Filter(5/6)

Title Custom	Document Number Roberts	Rev A00
Date: Thursday, September 11, 2008 Sheet 12 of 58		

SSID = MCH



Place R105 close to MCH within 500 mils.










CRT_IREF routing Trace width use 20 mil.

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Cantiga-GND/LVDS/VGA(6/6)

Title: _____
Size: Custom Document Number _____
Date: Thursday, October 02, 2008 Sheet 13 of 58

SSID = MEMORY



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDRII-SODIMM SLOT1**




Size: Custom | Document Number: **Roberts** | Rev: **A00**

Date: Thursday, October 02, 2008 | Sheet: 14 of 58

SSID = MEMORY



MH1	M B A0	102	A0	DQS0	13	M B DQS0
	M B A1	101	A1	DQS1	31	M B DQS1
	M B A2	100	A2	DQS2	51	M B DQS2
	M B A3	99	A3	DQS3	70	M B DQS3
	M B A4	98	A4	DQS4	131	M B DQS4
	M B A5	97	A5	DQS5	148	M B DQS5
	M B A6	94	A6	DQS6	169	M B DQS6
	M B A7	92	A7	DQS7	188	M B DQS7
	M B A8	93	A8	DQS0#	11	M B DQS0#
	M B A9	91	A9	DQS1#	49	M B DQS1#
	M B A10	105	A10/AP	DQS2#	68	M B DQS2#
	M B A11	90	A11	DQS3#	129	M B DQS3#
	M B A12	89	A12	DQS4#	146	M B DQS4#
	M B A13	116	A13	DQS5#	167	M B DQS5#
	M B A14	86	A14	DQS6#	186	M B DQS6#
	M B A15	84	A15	DQS7#		
	M B BS#2	85	A16_BA2			
10	M_B_BS#2	>>>	M B BS#0	107	BA0	
10	M_B_BS#0	>>>	M_B_BS#1	106	BA1	
10	M_B_BS#1	>>>				
	M B DQ0	5	DQ0			
	M B DQ1	7	DQ1			
	M B DQ2	17	DQ2			
	M B DQ3	19	DQ3			
	M B DQ4	4	DQ4			
	M B DQ5	6	DQ5			
	M B DQ6	14	DQ6			
	M B DQ7	16	DQ7			
	M B DQ8	23	DQ8			
	M B DQ9	25	DQ9			
	M B DQ10	37	DQ10			
	M B DQ11	37	DQ11			
	M B DQ12	20	DQ12			
	M B DQ13	22	DQ13			
	M B DQ14	36	DQ14			
	M B DQ15	43	DQ15			
	M B DQ16	38	DQ16			
	M B DQ17	45	DQ17			
	M B DQ18	55	DQ18			
	M B DQ19	57	DQ19			
	M B DQ20	44	DQ20			
	M B DQ21	46	DQ21			
	M B DQ22	56	DQ22			
	M B DQ23	58	DQ23			
	M B DQ24	61	DQ24			
	M B DQ25	63	DQ25			
	M B DQ26	73	DQ26			
	M B DQ27	75	DQ27			
	M B DQ28	62	DQ28			
	M B DQ29	64	DQ29			
	M B DQ30	74	DQ30			
	M B DQ31	76	DQ31			
	M B DQ32	123	DQ32			
	M B DQ33	123	DQ33			
	M B DQ34	135	DQ34			
	M B DQ35	137	DQ35			
	M B DQ36	124	DQ36			
	M B DQ37	126	DQ37			
	M B DQ38	134	DQ38			
	M B DQ39	136	DQ39			
	M B DQ40	141	DQ40			
	M B DQ41	143	DQ41			
	M B DQ42	151	DQ42			
	M B DQ43	153	DQ43			
	M B DQ44	140	DQ44			
	M B DQ45	142	DQ45			
	M B DQ46	152	DQ46			
	M B DQ47	154	DQ47			
	M B DQ48	157	DQ48			
	M B DQ49	159	DQ49			
	M B DQ50	173	DQ50			
	M B DQ51	175	DQ51			
	M B DQ52	158	DQ52			
	M B DQ53	160	DQ53			
	M B DQ54	174	DQ54			
	M B DQ55	176	DQ55			
	M B DQ56	179	DQ56			
	M B DQ57	181	DQ57			
	M B DQ58	189	DQ58			
	M B DQ59	191	DQ59			
	M B DQ60	180	DQ60			
	M B DQ61	182	DQ61			
	M B DQ62	192	DQ62			
	M B DQ63	194	DQ63			
9	PM_EXTTS#1	>>>	50	NC#50		
			69	NC#69		
			83	NC#83		
			120	NC#120		
			163	NC#163/TEST		
9	M_CS#2	>>>	110	CS0#		
9	M_CS#3	>>>	115	CS1#		
9	M_CKE2	>>>	79	CKE0		
9	M_CKE3	>>>	80	CKE1		
10	M_B_RAS#	>>>	108	RAS#		
10	M_B_CAS#	>>>	113	CAS#		
10	M_B_WE#	>>>	109	WE#		
			197	SCL		
			195	SDA		
			114	ODT0		
			119	ODT1		
			201	GND		
			202	GND		



<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDRII-SODIMM SLOT2**

Size: Custom Document Number: **Roberts** Rev: **A00**

Date: Thursday, October 02, 2008 Sheet: 15 of 58

SSID = ICH



BOOT BIOS Strap

PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC(Default)

A16 swap override strap
low = A16 swap override enable
high = default

USB Pair	Device
0	USB1
1	USB2
2	USB3
3	RESERVED
4	MINI CARD
5	RESERVED
6	BLUETOOTH
7	NEW CARD
8	RESERVED
9	RESERVED
10	Card Reader
11	CAMERA

<Core Design>


Wistron Corporation
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-PCI/PCIE/DMI/USB/GND(1/4)**

Size: Custom Document Number
Rev: **A00**

Date: Thursday, October 02, 2008 Sheet 16 of 58


SSID = ICH



Place within 500 mil of SB.

Placed Within 0.2" from SB.

Place within 500 mils from SB.



integrated VccSus1_05,VccSus1_5,VccClk1_5	
INTVRMEN	High=Enable Low=Disable
integrated VccLan1_05VccClk1_05	
LAN100_SLP	High=Enable Low=Disable

<Core Design>








Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-LAN/HDA/SATA/LPC(2/4)**

Size: Custom Document Number: **Roberts** Rev: **A00**

Date: Thursday, October 02, 2008 Sheet 17 of 58

SSID = ICH



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-GPIO/PM/CL(3/4)**

Size: Custom
Document Number: **Roberts**
Date: Thursday, October 02, 2008
Sheet 18 of 58

SSID = ICH

*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail




<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-POWER(4/4)**

Size Custom	Document Number	Rev A00
Date: Thursday, September 11, 2008		Sheet 19 of 58

SSID = LOM




<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **LAN Marvell-88E8040**

Size: Custom	Document Number: Roberts	Rev: A00
Date: Thursday, October 02, 2008	Sheet: 20	of 58

SSID = SDIO







Please close to pin8.



- 37 XD_CD#
- 37 SD_WP
- 37 SD_CD#
- 37 XD_D4/SD_DAT1
- 37 XD_D5/MS_BS
- 37 XD_D3/MS_D1
- 37 SD_DAT0/XD_D6/MS_D0
- 37 XD_D2/MS_D2
- 37 MS_INSR
- 37 XD_D7/MS_D3
- 37 SD_CLK/XD_D1/MS_CLK
- 37 XD_D0
- 37 XD_WP#
- 37 XD_RDY
- 37 SD_DAT3/XD_WE#
- 37 SD_DAT2/XD_RE#
- 37 XD_ALE
- 37 XD_CE#
- 37 XD_CLE

- SD_CD#
- SD_WP
- SD_CD#
- XD_D4/SD_DAT1
- XD_D5/MS_BS
- XD_D3/MS_D1
- SD_DAT0/XD_D6/MS_D0
- XD_D2/MS_D2
- MS_INSR
- XD_D7/MS_D3
- SD_CLK/XD_D1/MS_CLK
- XD_D0
- XD_WP#
- XD_RDY
- SD_DAT3/XD_WE#
- SD_DAT2/XD_RE#
- XD_ALE
- XD_CE#
- XD_CLE

RTS5158E-GRT-GP



<Core Design>


DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **RTS5158E**



Size: Custom Document Number: **Roberts** Rev: **A00**

Date: Thursday, October 02, 2008 Sheet 21 of 58

SSID = AUDIO



Azalia I/F EMI



<Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO CODEC 92HD71B7**



Size	Document Number	Rev
Custom	Roberts	A00

Date: Thursday, October 02, 2008 Sheet 22 of 58

SSID = AUDIO




Signal inverter for speaker shutdown



GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

	Main source	Second source
	TPA6040A (74.06040.013)	MAX9789A (74.09789.013)
R486	100K	No ASM
R483	No ASM	0 Ohm
R469	No ASM	0 Ohm
R286	No ASM	100K
C535	0.033uF	No ASM
C566	0.033uF	No ASM
C565	1uF	No ASM
C567	No ASM	0.1uF
C564	10uF	2.2uF
C557	10uF	2.2uF








<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO AMP/SPEAKER**

Size: Custom Document Number: **Roberts** Rev: **A00**

Date: Thursday, October 02, 2008 Sheet 23 of 58




Dell Wistron Corporation
 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

KBC Winbond WPC773L

Roberts



Thursday, October 02, 2008

SSID = Thermal





TRIP_SET Pin Voltage
 $V_DEGREE = ((Degree - 75) / 21)$
 T8 shutdown is set 88 deg-C.

32K suspend clock output




SSID = PWR.Plane.Regulator_3p3v5v



$V_{out1} = 0.7(R_{top}/R_{bottom} + 1)$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 3.3UH PCMC063T3R3MN CYNTEC DCR 28-30mohm Isat =13.5Arms 68.3R310.20A
 O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
 O/P cap: 150U 6.3V PSLB20J157M(45) 45mOhm 1.374Arms NEC_TOKIN/77.C1571.09L
 H/S: IRF8707 SO-8/ 14.2mohm/17.5mOhm@4.5Vgs/ 84.08707.037
 L/S: FDS4712 SO-8/ 15mohm/18mOhm@4.5Vgs/ 84.04712.037



4/14 modify.
 Add RC circuit for power sequence.

SKIPSEL	GND	Open/REF (2V)	High (VCC or 3.3V)
Operating Mode	pulse-skipping mode	ultrasonic mode	forced-PWM operation

TONSEL	GND	Open (REF)	High (VCC)
CH1 Freq	400kHz	400kHz	200kHz
CH2 Freq	500kHz	300kHz	300kHz



LDOREFIN	GND	VCC	VLDOREFIN = 0.5V
Operating Mode	4.90/5.0/5.10	3.23/3.3/3.37	0.96/1.0/1.04

FBI	GND	VCC	
Operating Mode	4.925/5.00/5.075	1.482/1.50/1.518	

REFIN2	5V	RTC (3.3V)	
Operating Mode	3.255/3.30/3.345	1.038/1.050 /1.062	


No install for ISL6236
 Install 10 ohm for MAX8778

0.1uF for ISL6236,
 Install with 1uF for Max8778



$V_{out2} = V_{ref}(R_{refin_top}/R_{refin_bottom} + 1)$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 3.3UH PCMC063T3R3MN CYNTEC DCR 28-30mohm Isat =13.5Arms 68.3R310.20A
 O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
 O/P cap: 150U 6.3V PSLB20J157M(45) 45mOhm 1.374Arms NEC_TOKIN/77.C1571.09L
 H/S: IRF8707 SO-8/ 14.2mohm/17.5mOhm@4.5Vgs/ 84.08707.037
 L/S: FDS4712 SO-8/ 15mohm/18mOhm@4.5Vgs/ 84.04712.037




<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File: **DC to DC 3.3V/5V**

Size: Document Number
 Date: Thursday, October 02, 2008 Sheet 27 of 58

SSID = CPU.Regulator



<Core Design>





Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU VCORE POWER(1/2)**

Size	Document Number	Rev
Custom	Roberts	A00

Date: Thursday, October 02, 2008 Sheet 28 of 58

SSID = CPU.Regulator



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.36UH PCMC104T-R36MN1R05J CYNTEC DCR 1.05 (+5%~-5%)mohm
 Isat =60Arms 68.R3610.20C
 O/P cap: 330U 2V EEPFOX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
 H/S: AOL1426 PowerPAK/ 10.2mohm/12.5mOhm@4.5Vgs/84.01426.037
 L/S: AOL1412 PowerPAK/ 3.8mohm/4.65mOhm@4.5Vgs/ 84.01412.037

<Core Design>




Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU VCORE POWER(2/2)**

Size: Custom Document Number: **Roberts** Rev: **A00**


Date: Thursday, October 02, 2008 Sheet 29 of 58

SSID = PWR.Plane.Regulator_1p05v







SSID = PWR.Plane.Regulator_1p8v0p9v

TI TPS51116 for 1.8V and 0.9V



1ST	2ND
TI	RT
PR7	Non_ASM
	ASM

4/14 modify.
Add RC circuit for power sequence.



+1.8V_SUS +/- 5%
Design Current: 9.7A
Peak current 13.9A
15.29<OCP<19.46A

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VIT	NOTE
GND	2.5	VVDDQSN/2	DDR
V5IN	1.8	VVDDQSN/2	DDR2
FB Resistors	Adjustable	VVDDQSN/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UHPCMC063T-1R5MN Cyntec DCR:14~15mohm Isat =18Arms 68.1R510.10K
O/P cap: 330U 2.5V PSLV0E337M(15) 15mOhm 2.886Arms NEC_TOKIN/ 77.C3371.10L
H/S: FDS8880 SO-8/9.6mohm/ 12mOhm@4.5Vgs/ 84.08880.037
L/S: FDS8672S SO-8/ 5.3mOhm/7.0mohm@4.5Vgs/ 84.08672.A37
Switching freq-->400KHz

Close to VFB Pin (pin5)

<Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC to DC 1.8V/0.9V**

Size	Document Number	Rev
Custom	Roberts	A00


Date: Thursday, October 02, 2008 Sheet 31 of 58

SSID = PWR.Plane.Regulator_1p5v




(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VGA Power			
Size	Document Number	Rev	
Custom	Roberts	A00	
Date:	Tuesday, September 09, 2008	Sheet	33 of 58

SSID = Reset.Suspend



Run Power



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title: **Power Plane Enable**

Size: Custom Document Number: **Roberts** Rev: **A00**


Date: Thursday, October 02, 2008 Sheet 34 of 58

SSID = VIDEO

LVDS CONNECTOR




- VGA_TXBOUT0- 1 AFTP1
- VGA_TXBOUT0+ 1 AFTP3
- VGA_TXBOUT1- 1 AFTP2
- VGA_TXBOUT1+ 1 AFTP4
- VGA_TXBOUT2- 1 AFTP7
- VGA_TXBOUT2+ 1 AFTP6
- VGA_TXBCKL- 1 AFTP9
- VGA_TXBCKL+ 1 AFTP8




SSID = Inverter

INVERTER POWER



SSID = VIDEO

LCD POWER



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **LCD/Inverter Connector**

Size: Custom Document Number: **Roberts** Rev: **A00**

Date: Thursday, October 02, 2008 Sheet 35 of 58



SSID = SATA

SATA HDD Connector



SSID = SATA



ODD Connector



SATA_RX- and SATA_RX+ Trace Length match within 20 mil

SSID = Thermal

Fan Connector



- AFTP26 ① 1 EMC2102_FAN_TACH_1
- AFTP27 ① 1 EMC2102_FAN_DRIVE

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **HDD/ODD/FAN**

Size: Custom Document Number: **Roberts** Rev: **A00**

Date: Thursday, October 02, 2008 Sheet 36 of 58


SSID = Wireless

Mini Card Connector(802.11a/b/g)




SSID = SDIO

SD/XD/MS Card Reader



SSID = User.Interface

ITP Connector



DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

MINICARD(WLAN)/SD/ITP CONN

Roberts

Date: Thursday, October 02, 2008 Sheet 37 of 58

(Blanking)


<Core Design>



Title		
MINICARD(WWAN)		
Size	Document Number	Rev
Custom	Roberts	A00
Date:	Monday, September 22, 2008	Sheet 38 of 58



(Blanking)

<Core Design>



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MINICARD(WPAN)			
Size	Document Number	Rev	
Custom	Roberts	A00	
Date:	Monday, September 22, 2008	Sheet 39	of 58

SSID = AUDIO

Speaker Connector



Internal Microphone



<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Audio Jack**

Size: Custom Document Number: **Roberts** Rev: **A00**


Date: Thursday, October 02, 2008 Sheet 40 of 58

SSID = ExpressCard

Place them Near to Chip




- AFTP92 -> PCIE_TXP5
- AFTP96 -> PCIE_TXN5
- AFTP95 -> PCIE_RXP5
- AFTP98 -> PCIE_RXN5
- AFTP97 -> CLK_PCIE_NEW
- AFTP101 -> CLK_PCIE_NEW#
- AFTP99 -> +3.3V_ALW
- AFTP101 -> LID_CLOSE#
- AFTP102 -> CPUUSB#
- AFTP103 -> USB_PP7
- AFTP104 -> USB_PN7
- AFTP105 -> NEWCARD_CLKREQ#
- AFTP106 -> +3.3V_CARD
- AFTP108 -> PERST#
- AFTP110 -> +3.3V_CARDAUX
- AFTP109 -> PCIE_WAKE#
- AFTP112 -> +1.5V_CARD
- AFTP111 -> SMB_DATA
- AFTP113 -> SMB_CLK





+1.5V_CARD Max. 650mA, Average 500mA.
 +3.3V_CARD Max. 1300mA, Average 1000mA
 +3.3V_CARDAUX Max. 275mA

New Card Connector



SSID = User.Interface


Camera Connector



- AFTP89 -> CAMERA_DET#
- AFTP88 -> AUD_DMIC_CLK_G_R
- AFTP88 -> AUD_DMIC_IN0_R
- AFTP90 -> +3.3V_CAMERA
- AFTP93 -> USB_PP11
- AFTP94 -> USB_PN11

SSID = User.Interface

Bluetooth Module conn.



- AFTP116 -> USB_PP6
- AFTP115 -> USB_PN6
- AFTP117 -> BLUETOOTH_EN
- AFTP118 -> WLAN_ACT
- AFTP119 -> +3.3V_RUN

<Core Design>


Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Bluetooth/CAM/New Card**

Size: Custom Document Number
 Date: Thursday, October 02, 2008 Sheet 41 of 58


SPI FLASH ROM (16M bits)

SSID = Flash.ROM



SSID = User.Interface


Power Dash Board to Board CONN




SSID = User.Interface

Power/Battery LED

SSID = RBATT




RTC Connector



SSID = User.Interface

Capacitive Button





<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: FWH/LED/Power Dash/RTC/Cap			
Size: Custom	Document Number: Roberts	Rev: A00	
Date: Thursday, October 02, 2008	Sheet: 42	of	58

SSID = USB

Right USB Port CONN




<Core Design>



Title		
USB		
Size	Document Number	Rev
Custom	Roberts	A00
Date:	Thursday, October 02, 2008	Sheet 43 of 58


SSID = KBC

Internal Keyboard Connector




SSID = Touch.Pad

TouchPad Connector



For EMS



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.





Title: **KeyBoard/Touch Pad**

Size: Custom Document Number: **Roberts** Rev: **A00**



Date: Thursday, October 02, 2008 Sheet 44 of 58

SSID = PWR.Support

I/O Board Connector



Batt Connector



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **LEFT IO/DCIN/BATT CONN**

Size: Custom
 Document Number: **Roberts**
 Date: Thursday, October 02, 2008


Rev: **A00**
 Sheet 45 of 58











SSID = LOM

SSID = VIDEO



(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN CONNECTOR / CRT			
Size	Document Number	Rev	
Custom	Roberts	A00	
Date:	Tuesday, September 09, 2008	Sheet	46 of 58




<Core Design>
DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.
 Title: **MISC**
 Size: Document Number
 Custom: **Roberts** Rev: **A00**
 Date: Thursday, October 02, 2008 Sheet 47 of 58




ICH9M SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram




Audio Block Diagram



<Core Design>


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VGA-PCIE(1/4)			
Size	Document Number	Rev	
Custom	Roberts	A00	
Date:	Thursday, October 02, 2008	Sheet	51 of 58


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VGA-VRAM(2/4)			
Size	Document Number	Rev	
Custom	Roberts	A00	
Date:	Thursday, October 02, 2008	Sheet	52 of 58


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VGA-HDMI/STRAP(3/4)			
Size	Document Number	Rev	
Custom	Roberts	A00	
Date:	Thursday, October 02, 2008	Sheet	53 of 58


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VGA-LVDS/TV/CRT/(4/4)			
Size	Document Number	Rev	
Custom	Roberts	A00	
Date:	Thursday, October 02, 2008	Sheet	54 of 58

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VRAM			
Size	Document Number	Rev	
Custom	Roberts	A00	
Date:	Thursday, October 02, 2008	Sheet 55	of 58

DATE	VERSON	NO	PAGE	Modified List	Issue Description	OWNER
06/03	X01	1	45	CN4 Pin.51 from +DC_IN change to GND.	CN4 Pin.51 should be ground.	EE
		2	24	Dummy R422	LID SW is push-pull type, no need pull high.	EE
		3	41	CAMERA1 conn reduce from 10 to 8 pin.	Follow camera design.	EE
		4	42	RTCL CONN change p/n: 22.70031.001 to 62.70001.011.	Qty issue to change another.	EE
		5	46	Exchange H14 and H6 names.	Correction. H14 for mini card boss ; H6 is hole.	EE
		6	42	Reverse LED1.	Correction. Amber for BAT_LED_B ; White for PWR_LED_B.	EE
06/05		7	37,41	Remove CN5 and related circuit in page.41. Add dummy R: R493, R494, R495, R496, R497, R498, R499	Remove debug board connector. For debug mini card, change LPC Bus to mini card base. Set dummy res to avoid damaging MB or additional mini card.	EE
		8	37	Dummy R210, R211	For debug mini card. Set dummy res to avoid damaging MB or additional mini card.	EE
		9	24	Dummy R150. Staff R151.	PCB Version for SB.	EE
06/06		10	42	CN1 Pin.2 set to NC. Add R500 and dummy EC161.	Avoid shorting between KBC_PWRBTN# and GND. New R and C are for EMC pre-location.	EE
		11	24	Dummy R406. Change R425, R422, R409, R406, R401, R404 to 100K ohm.	Dummy R406 for no keyboard detect function. R change to 100k for save power.	EE
06/10		12	36	Update HDD symbol.	Update symbol and footprint for only SATA HDD. (no co-layout)	EE
		13	35~45	Change All TP near connectors to AFTP (ZZ.AFT30.101).	For AFTE test pad.	EE
		14	04	Change C461 and C462 from 15pF to 12pF.	For X3 cap choice by report suggestion.	EE
06/12		15	17	Change C520 and C522 from 15pF to 12pF.	For X4 cap choice by report suggestion.	EE
		16	24,42	Add 0 ohm R482 on EC_SPI_WP# and link to KBC/GPIO30. Change RN50 to 100k and Add R476 for EC_SPI_WP#.	KBC can control WP# of Flash ROM. R change to 100k for save power.	EE
		17	40	Change L19 and L20 to 68.00082.531.	For EMI.	EE
06/16		18	45	Change M_RED to CN4 Pin.17 ; M_GREEN to CN4 Pin.21 ; M_BLUE to CN4 Pin.25. CN4 Pin.23 and Pin.27 to GND.	Avoiding noise to impact CRT signals.	EE
		19	47	Add H20.	Add square GND for TP button holder touch.	EE
		20	42	Dummy CN2, R34.	Cap. button function is disable.	EE
06/17		21	47	Add dummy EC162, EC163, EC164. Add dummy EC165, EC166. Add dummy EC167, EC168, EC169.	For EMI.	EE
06/18		22	04	Change R216 to 22 ohm.	The same clock dirve to U25 and U34.	EE
06/19		23	44	Dummy EC110, EC104, EC107, EC102, EC105, EC103, EC109, EC112, EC127, EC125, EC129, EC123, EC118, EC116, EC114, EC121, EC119, EC115, EC111, EC113, EC120, EC130, EC128, EC126, EC124.	For EMI.	EE
		24	43	Short R26, R27.	No need 0 ohm R.	EE
		25	47	Add SW1.	ME request.	EE
		26	35	LCD1.38 link to GFX_PWR_SRC ; LCD1.37 set NC ; LCD1.35 link to +LCDVDD ; LCD1.34 link to +3.3V_RUN ; LCD1.33 link to LCD_BRIGHTNESS ; LCD1.32 to GND ; LCD1.31 link to LCD_CBL_DET#.	For LED backlight panel.	EE
		27	18	Dummy R179, R423.	SW check vender ID by SMBus.	EE
		28	24	Dummy R416, R418.	Cap. button function is disable.	EE
		29	40	Change LOUT1 and MIC1 to 22.10133.D01.	Change jack source.	EE
06/23		30	17,18	Dummy U25.B10 link R506 to GND; U25.C18 link R501 to GND; Dummy U25.C21 link R502 to GND; U25.C11 link R503 to GND; Dummy U25.AE18 link R504 to GND; U25.AF21 link R505 to GND. Dummy R421, R424.	Avoiding abnormal action in U25(ICH9-M).	EE
		31	25	Change R82 to 20K 1% ; Change R78 to 10K 1%.	For T8 shutdown is set 88 deg-C.	EE
		32	47	Add dummy EC170, EC171, EC172, EC173, EC174.	For EMI.	EE
06/27		33	42	Change U23 to 72.25X16.A01.	Better performance.	EE


<Core Design>



Title		Change List - EE (1/2)		Rev	A00
Size	Document Number	Roberts		Date:	Thursday, October 02, 2008
A3		Sheet	56	of	58


DATE	VERSION	NO	PAGE	Modified List	Issue Description	OWNER	
07/30	X02	34	18	Staff R421, R424. (PT build cut-in)	Avoiding always issue interrupt event.	EE	
		35	23	Dummy R290 ; Staff R291. (PT build cut-in)	Adjust audio amp. gain value.	EE	
		36	20	Add dummy R507.	Add RUN power for LAN.	EE	
		37	21	Short R253, R254.	No need 0 ohm R.	EE	
		38	24	Staff R138, R150 ; Dummy R141, R151.	PCB Version for SC.	EE	
		39	35	Add R508 ; Change R359 to 49.9k ohm.	For LCD power sequence.	EE	
		40	22,23	Move C535 (Change 0.033uF), R472 to page.23. Remove C536 (Change 0.033uF), C542. Add R484 to gnd ; Add C566 for AUD_SET, C567 for AUD_BIAS. C565 for 6040 only.	For PC beep.	EE	
		41	36	Material change: HDD1	ME request.	EE	
		42	37	Material change: CARD1	ME request.	EE	
		43	47	Material change: SPR4	ME request.	EE	
08/06	X02	44	09	Add TP271 for U52/ SDVO_CTRLDATA.	TP.	EE	
		45	41	Short R79, R80.	No need 0 ohm R.	EE	
		46	04	Symbol change: U54.	For clock generator co-layout.	EE	
		47	-	Change to close line: R204, R200, R356, R139, R152, R408, R394, R390, R403, R402, R96, R120, R378, R360, R140, R373, R97, R405, R155, R154, R262, R266, R439, R265, R226, R269, R174, R175, R183, R432, R433, R434, R430, R431, R437, R191, R177, R270, R188, R436, R452, R259, R282, R250, R249, R467, R153, R81, R77.	No need 0 ohm R.	EE	
		48	24,32	Move R182 to page.24.	Movement.	EE	
		49	37	Short R428, R426 ; Add DY L21.	Pre-location for Minicard USB trace.	EE	
		50	-	Short R139, R96 , R155, R154, R226, R174, R175, R432, R433.	No need 0 ohm R.	EE	
		51	19	Staff C488.	For DMI.	EE	
		52	23	Use 2.2uF C564 and C557 for Maxim U62 IC.	For improving bobo sound.	EE	
		53	32	Material change: TC23. (DY)	Material issue.	EE	
08/07	X02	54	11	Material change: TC19, TC21.	Material issue.	EE	
08/11		55	21	USB_PP10 for U34.5 ; USB_PN10 for U34.4. (ST build cut-in)	Schematic modification.	EE	
08/15		56	24	Staff R151 ; Dummy R150.	PCB Version for -1(Xbuild).	EE	
09/02		A00	57	24	Add dummy R509 to gnd for KBC GPIO24. (09/10 update)	For GM45.	EE
			58	05,17	Dummy R76 ; Staff R167	For H_THRMTRIP# to SB.	EE
			59	12,20, 24	Change to close line: R115, R246, R182, R158, R159, R170.	No need 0 ohm R.	EE
			60	37	Remove L21.	No need L21.	EE
			61	19	Staff R453, C511 ; DY C521.	Follow Intel DG 2.0.	EE
			62	04	Short RN42, RN43, RN44, RN45, RN48, RN22, RN23, RN54, RN53, RN52, RN51.	No need 0 ohm R.	EE
			63	21	Add dummy R510 and C568. Staff R282 0 ohm.	For U34 power bounce issue.	EE
	64		04	Dummy R196.	For debug. Normally, no need it.	EE	
	65		25	R82 change to 10k ; R78 change to 2.37k.	For T8 thermal shutdown setting.	EE	
	66		23	Staff R288 ; Dummy R289.	For Audio amp. gain.	EE	
09/03	A00	67	21	Dummy R284, C318. Staff R282 to Bead 68.00082.531. Staff R510 to 2.2K ; Staff C568.	For U34 power bounce issue.	EE	
09/09							
09/10							
09/22							
10/02							

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Change List - EE (2/2)			
Size A3	Document Number Roberts	Date: Thursday, October 02, 2008	Rev A00
Sheet 57 of 58			

DATE	VERSION	NO	PAGE	Modified List	Issue Description	OWNER
06/03	X01	1	32	R189 change to 2.2K ohm, C216 dummy.	For +1.5V_RUN sequence.	Power EE
		2	30	C378 change to 0.01uF.	For +1.05V_VCCP sequence.	Power EE
		3	34	C316 change from 4.7nF to 0.01uF.	For +3.3V_RUN sequence and improve +3.3V_ALW voltage drop due to SW(U31) turn on quickly (higher loading).	Power EE
		4	34	Staff C314 and change from 4.7nF to 6.8nF.	For +5V_RUN sequence and improve +5V_ALW voltage drop due to SW(U30) turn on quickly (higher loading).	Power EE
06/05		5	36	Dummy Q20, U57, R462, R457, C527 and U58, U28, R251, R252, C293, C295 Change R258, R256 to G81, G82 Change R278, R279, R277, R276 to G83, G84, G85, G86	No sniffer function, no control HDD & ODD power.	Power EE
06/06		6	27	R136 change to 270k and R108 change to 237k	For 5V/3.3V OCP	Power EE
		7	28	R38 change to 12.1k R323 change to 3.92k , C360 change to 0.047 uF 10V X7R	R38 for VCORE OCP R323 and C360 for transient and load line.	Power EE
		8	31	PC9 to GND.	PC9 to GND otherwise DC-DC IC can not obtain power to generate 1.8V/0.9V output.	Power EE
06/10		9	31	PR2 change to 9.31k ohm.	For 1.8V OCP.	Power EE
06/18		10	30	Add D23.	For power sequence.	Power EE
06/23		11	18,24	Remove U60, R482, R476 and change trace name VRMPWRGD to VGATE_PWRGD.	For power sequence.	Power EE
		12	31	PR7.1 link to +5116_PWR_SRC.	Reserve for other source.	Power EE
07/30		13	30	Rename "+1.05V_SUSP" to "+1.05V_RUNP"	Correct naming.	Power EE
		14	26,45	Material change: U37, U46, U47.	NIKO-SEM P2003EVG component has some risk.	Power EE
08/11	15	31	Change PR7 value from 622k to 619k ohm.	For 2nd source.	Power EE	
09/03	A00	16	26,45	Material change: U37, U46, U47.	Power team request.	Power EE
		17	26,27, 28,31	Change to close line: R46 ,R137 ,R127,R106 ,R384 ,R391 ,R35 ,R29 ,R307 ,R308 ,R309 ,R303 ,R304 , R298 ,R301 ,R310 ,R313 ,PR14.	No need 0 ohm R.	Power EE
		18	26	R61 change 4.7k to 10k.	Power team request.	Power EE
XX		19				
XX		20				
		21				
		22				
XX		23	x	x	x	Power EE
XX	24	x	x	x	Power EE	
	25	x	x	x	Power EE	

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Change List - Power			
Size A3	Document Number Roberts	Date: Thursday, October 02, 2008	Rev A00
Date: Thursday, October 02, 2008		Sheet 58 of 58	