



# JE70-DN/SJV71-DN/HM72-DN Block Diagram

Project code: 91.4HP01.001  
 PCB P/N : 48.4HP01.011  
 REVISION : 09929-1



SYSTEM DC/DC RT8223 45	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (5A)
	3D3V_S5 (5A)
SYSTEM DC/DC RT8209E 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3
SYSTEM DC/DC RT8015A 47	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S0
RT9025 48	
5V_S5	1D05V_S0
RT9161 48	
3D3V_S0	2D5V_S0 (200mA)
RT9025 48	
3D3V_S0	1V_VGA (1.2A)
RT9025, RT8209E 47	
3D3V_S5	1D1V_S5
5V_S5	1D1V_S0
CHARGER BQ24745 49	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A
	UP+5V 5V 100mA
CPU DC/DC ISL6265HR 44	
INPUTS	OUTPUTS
	VCC_CORE_S0_0 0~1.55V 18A
DCBATOUT	VCC_CORE_S0_1 0~1.55V 18A
	VDDNB 0~1.55V 18A



JE70-DN

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size: A3 Document Number: **JE70-DN** Rev: SB

Date: Wednesday, March 31, 2010 Sheet 1 of 63

# EC Functional Strap Definitions

page9

<p><b>STRAP_DEBUG_BUS_GPIO_ENABLEB</b>                  Enables the Test Debug Bus using GPIO. (PIN: RS780M--&gt; VSYNC#)                  * 1 :Disable      0 : Enable</p>
<p><b>RS780: Enables Side port memory ( RS880 use HSYNC#)</b>                  * 1 :Disable      0 : Enable</p>

<p><b>SUS_STAT#</b>                  Selects Loading of STRAPS From EEPROM                  * 1 : Bypass the loading of EEPROM straps and use Hardware Default Values                  0 : I2C Master can load strap values from EEPROM if connected,                  or use default values if not connected</p>
---

page15

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE PCI PLL <i>DEFAULT</i>	DISABLE ILA AUTORUN <i>DEFAULT</i>	USE FC PLL <i>DEFAULT</i>	USE DEFAULT PCIE STRAPS <i>DEFAULT</i>	DISABLE PCI MEM BOOT <i>DEFAULT</i>
<b>PULL LOW</b>	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI\_AD[27:23]

page15

	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	AZ_SDOUT	GPIO200	GPIO199
<b>PULL HIGH</b>	ALLOW PCIE Gen2 <i>DEFAULT</i>	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE <i>DEFAULT</i>	EC ENABLED	CLKGEN ENABLED <i>DEFAULT</i>	LOW POWER MODE	H,H = Reserved H,L = SPI ROM	
<b>PULL LOW</b>	FORCE PCIE Gen1	Watchdog Timer Disabled <i>DEFAULT</i>	IGNORE DEBUG STRAP <i>DEFAULT</i>	FUSION CLOCK MODE	EC DISABLED <i>DEFAULT</i>	CLKGEN DISABLED	PERFORMANCE MODE <i>DEFAULT</i>	L,H = LPC ROM (Default) L,L = FWH ROM	

NOTE: SB820 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

Signal	Comment
TEST# pin110	Test Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to determine the device operation mode as follows: <b>No pull-down resistor: Normal operation mode (XORTR and TRIST strap pins are ignored).</b> 10 KΩ external pull-down resistor:Test mode (ICT or XOR-Tree Test mode, according to XORTR and TRIST strap pins).
XORTR# pin111	XOR-Tree Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the XOR-Tree Test mode, if TEST is strapped low: No pull-down resistor: Not allowed if TEST pin is strapped low. <b>10 KΩ external pull-down resistor:XOR-Tree Test mode .Note: TRIST strap pin must be left unconnected.</b>
TRIST# pin112	ICT Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the ICT Test mode, if TEST is strapped low: <b>No pull-down resistor: Not allowed if TEST pin is strapped low.</b> 10 KΩ external pull-down resistor:ICT Test mode (see Section 3.4.1 on page 53), forces the device to float its output and I/O pins.Note: XORTR strap pin must be left unconnected.
JEN0#, JENK# pin49,53	JTAG Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the JTAG signals to device pins (see Table 4 on page 35 for details). <b>Both JEN0 and JENK, are pulled to 1 by an internal resistor</b> The external 10 KΩ pull-down resistor must be connected to GND.
SHBM pin83	Shared Host BIOS Memory. Sampled at VCC Power-Up reset or VCC_POR Input reset, to determine the state of the shared BIOS memory. <b>No pull-down resistor:Disable the shared BIOS memory.</b> 10 KΩ external pull-down resistor:Enable the shared BIOS memory
SDP_VIS# pin41	Port80 (SDP) Visibility Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the Visibility mode for the Port80 (SDP). <b>No pull-down resistor: SDP in Normal mode</b> 10 KΩ external pull-down resistor:SDP in Visibility mode.
XOR_OUT pin35	XOR-Tree Output. The device pins are internally connected in a XOR-tree structure

page12


USB	
Pair	Device
12	MINI2 CARD
11	NC
10	NC
9	CCD
8	NC
7	Bluetooth
6	USB3
5	USB2
4	CardReader
3	NC
2	USB4
1	MINI1 CARD
0	USB1






OCP3#

OCP2#

OCP0#




JE70-DN

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Reference</b>	
Size	Document Number
A3	<b>JE70-DN</b>
Date: Thursday, November 19, 2009	Sheet 2 of 63



SEL_27	REF2	1*	27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
SEL_SATA	REF1	0	100MHz differential spreading SRC clock
SEL_SATA	REF2	0*	100MHz differential spreading SRC clock
SEL_HTT66	REF0	1	66MHz 3.3V single ended HTT clock
SEL_HTT66	REF2	0*	100MHz differential HTT clock

CPU\_CLK (200MHz)



OSC 14M NB  
RS880M 1.1V 158R/90.9

Signal	Pin	Component	Pin	Component
CLK_PCIE_PEG	1		1	SC22P50V2JN-4GP
CLK_PCIE_PEG#	DY EC62		1	SC22P50V2JN-4GP
CLK_NB_GFX	DY EC63		1	SC22P50V2JN-4GP
CLK_NB_GFX#	DY EC68		1	SC22P50V2JN-4GP
CLK_PCIE_SB	DY EC68		1	SC22P50V2JN-4GP
CLK_PCIE_SB#	DY EC68		1	SC22P50V2JN-4GP
CLK_PCIE_LAN	DY EC67		1	SC22P50V2JN-4GP
CLK_PCIE_LAN#	DY EC68		1	SC22P50V2JN-4GP
CLK_NB_GPPS	DY EC71		1	SC22P50V2JN-4GP
CLK_NB_GPPS#	DY EC70		1	SC22P50V2JN-4GP
CLK_PCIE_MINI1	DY EC73		1	SC22P50V2JN-4GP
CLK_PCIE_MINI1#	DY EC72		1	SC22P50V2JN-4GP
CLK_PCIE_MINI2	DY EC78		1	SC22P50V2JN-4GP
CLK_PCIE_MINI2#	DY EC77		1	SC22P50V2JN-4GP
CPU_CLK	DY EC75		1	SC22P50V2JN-4GP
CPU_CLK#	DY EC74		1	SC22P50V2JN-4GP
CLK_NBHT_CLK	DY EC79		1	SC22P50V2JN-4GP
CLK_NBHT_CLK#	DY EC78		1	SC22P50V2JN-4GP
CLK 27M VGA	DY EC80		1	SC22P50V2JN-4GP

SB\_1224 EMI

NB CLOCK INPUT TABLE

NB CLOCKS	RS880
HT_REFCKLP	100M DIFF
HT_REFCKLN	100M DIFF
REFCLK_P	14M SE (1.1V)
REFCLK_N	vref
GFX_REFCLK	100M DIFF(IN/OUT)*
GPP_REFCLK	NC
GPPSB_REFCLK	100M DIFF


JE70-DN

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CLKGEN ICS9LPRS480**

Size: A3 Document Number: **JE70-DN** Rev: SB

Date: Monday, March 01, 2010 Sheet 3 of 63



SKT-CPU638P,DANUB  
62.10055.111  
SKT-BGA638H176



JE70-DN

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**CPU HT LINK I/F (1/4)**


Size **A3** Document Number **JE70-DN** Rev **SB**

Date: Monday, March 01, 2010 Sheet 4 of 63



SKT-CPU638P,DANUB

62.10055.111




SKT-CPU638P,DANUB

JE70-DN


**緯創資通** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>62.10055.111</b>		
<b>CPU DDR (2/4)</b>		
Size	Document Number	Rev
A3	JE70-DN	SB
Date:	Monday, March 01, 2010	Sheet 5 of 63




IF 0 ohm IS NOT GOOD ENOUGH, TRY 68.00082.491


LYAOUT:ROUTE VDDA TRACE APPROX.  
50mils WIDE(USE 2X25 mil TRACES TO  
EXIT BALL FIELD) AND 500 mils LONG.




S1G3&S1G4 not support LDTREQ\_L(CPU\_LDT\_REQ#\_CPU)



The Processor has reached a preset maximum operating temperature. 100°C  
I=Active HTC  
O= FAN



For HDT DBG



1026 modify RN84,R612,R611


1029 delete R612

Internal pull high 300 ohm


differentially impedance 80

LAYOUT: Route FBCLKOUT\_H/L



1105 modify Q8,R81,R375,C205



CPU exceeds to 125°C



1026 modify RN42



JE70-DN



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU\_Control&Debug\_(3/4)

Size: A3	Document Number: JE70-DN	Rev: SB
Date: Tuesday, February 23, 2010	Sheet: 6	of: 63

ACPU1F		
AA4	VSS1	VSS66
AA11	VSS2	VSS67
AA13	VSS3	VSS68
AA15	VSS4	VSS69
AA17	VSS5	VSS70
AA19	VSS6	VSS71
AB2	VSS7	VSS72
AB7	VSS8	VSS73
AB9	VSS9	VSS74
AB23	VSS10	VSS75
AB25	VSS11	VSS76
AC11	VSS12	VSS77
AC13	VSS13	VSS78
AC15	VSS14	VSS79
AC17	VSS15	VSS80
AC19	VSS16	VSS81
AC21	VSS17	VSS82
AD6	VSS18	VSS83
AD8	VSS19	VSS84
AD25	VSS20	VSS85
AE11	VSS21	VSS86
AE13	VSS22	VSS87
AE15	VSS23	VSS88
AE17	VSS24	VSS89
AE19	VSS25	VSS90
AE21	VSS26	VSS91
AE23	VSS27	VSS92
B4	VSS28	VSS93
B6	VSS29	VSS94
B8	VSS30	VSS95
B9	VSS31	VSS96
B11	VSS32	VSS97
B13	VSS33	VSS98
B15	VSS34	VSS99
B17	VSS35	VSS100
B19	VSS36	VSS101
B21	VSS37	VSS102
B23	VSS38	VSS103
B25	VSS39	VSS104
D6	VSS40	VSS105
D9	VSS41	VSS106
D11	VSS42	VSS107
D13	VSS43	VSS108
D15	VSS44	VSS109
D17	VSS45	VSS110
D19	VSS46	VSS111
D21	VSS47	VSS112
D23	VSS48	VSS113
D25	VSS49	VSS114
E4	VSS50	VSS115
F2	VSS51	VSS116
F11	VSS52	VSS117
F13	VSS53	VSS118
F15	VSS54	VSS119
F17	VSS55	VSS120
F19	VSS56	VSS121
F21	VSS57	VSS122
F23	VSS58	VSS123
F25	VSS59	VSS124
H7	VSS60	VSS125
H9	VSS61	VSS126
H21	VSS62	VSS127
H23	VSS63	VSS128
J4	VSS64	VSS129
	VSS65	VSS130

SKT-CPU638P.DANUB



SB\_0106

JE70-DN

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih,		Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title CPU_Power_(4/4)</b>			
Size A3	Document Number	<b>JE70-DN</b>	
Date: Wednesday, January 06, 2010	Sheet 7	of	63
			<b>Rev SB</b>

**ANB1A**

4 HT\_CPU\_NB\_CAD\_H0 >>> Y25 HT\_RXCAD0P  
 4 HT\_CPU\_NB\_CAD\_L0 >>> Y24 HT\_RXCAD0N  
 4 HT\_CPU\_NB\_CAD\_H1 >>> V22 HT\_RXCAD1P  
 4 HT\_CPU\_NB\_CAD\_L1 >>> V23 HT\_RXCAD1N  
 4 HT\_CPU\_NB\_CAD\_H2 >>> V25 HT\_RXCAD2P  
 4 HT\_CPU\_NB\_CAD\_L2 >>> V24 HT\_RXCAD2N  
 4 HT\_CPU\_NB\_CAD\_H3 >>> U24 HT\_RXCAD3P  
 4 HT\_CPU\_NB\_CAD\_L3 >>> U25 HT\_RXCAD3N  
 4 HT\_CPU\_NB\_CAD\_H4 >>> T25 HT\_RXCAD4P  
 4 HT\_CPU\_NB\_CAD\_L4 >>> T24 HT\_RXCAD4N  
 4 HT\_CPU\_NB\_CAD\_H5 >>> P22 HT\_RXCAD5P  
 4 HT\_CPU\_NB\_CAD\_L5 >>> P23 HT\_RXCAD5N  
 4 HT\_CPU\_NB\_CAD\_H6 >>> P25 HT\_RXCAD6P  
 4 HT\_CPU\_NB\_CAD\_L6 >>> P24 HT\_RXCAD6N  
 4 HT\_CPU\_NB\_CAD\_H7 >>> N24 HT\_RXCAD7P  
 4 HT\_CPU\_NB\_CAD\_L7 >>> N25 HT\_RXCAD7N

**HT\_TXCAD0P** D24 >>> HT\_NB\_CPU\_CAD\_H0 4  
**HT\_TXCAD0N** D25 >>> HT\_NB\_CPU\_CAD\_L0 4  
**HT\_TXCAD1P** E24 >>> HT\_NB\_CPU\_CAD\_H1 4  
**HT\_TXCAD1N** E25 >>> HT\_NB\_CPU\_CAD\_L1 4  
**HT\_TXCAD2P** F24 >>> HT\_NB\_CPU\_CAD\_H2 4  
**HT\_TXCAD2N** F25 >>> HT\_NB\_CPU\_CAD\_L2 4  
**HT\_TXCAD3P** F23 >>> HT\_NB\_CPU\_CAD\_H3 4  
**HT\_TXCAD3N** F22 >>> HT\_NB\_CPU\_CAD\_L3 4  
**HT\_TXCAD4P** H22 >>> HT\_NB\_CPU\_CAD\_H4 4  
**HT\_TXCAD4N** H23 >>> HT\_NB\_CPU\_CAD\_L4 4  
**HT\_TXCAD5P** J25 >>> HT\_NB\_CPU\_CAD\_H5 4  
**HT\_TXCAD5N** J24 >>> HT\_NB\_CPU\_CAD\_L5 4  
**HT\_TXCAD6P** K24 >>> HT\_NB\_CPU\_CAD\_H6 4  
**HT\_TXCAD6N** K25 >>> HT\_NB\_CPU\_CAD\_L6 4  
**HT\_TXCAD7P** K23 >>> HT\_NB\_CPU\_CAD\_H7 4  
**HT\_TXCAD7N** K22 >>> HT\_NB\_CPU\_CAD\_L7 4

4 HT\_CPU\_NB\_CAD\_H8 >>> AC24 HT\_RXCAD8P  
 4 HT\_CPU\_NB\_CAD\_L8 >>> AC25 HT\_RXCAD8N  
 4 HT\_CPU\_NB\_CAD\_H9 >>> AB25 HT\_RXCAD9P  
 4 HT\_CPU\_NB\_CAD\_L9 >>> AB24 HT\_RXCAD9N  
 4 HT\_CPU\_NB\_CAD\_H10 >>> AA25 HT\_RXCAD10P  
 4 HT\_CPU\_NB\_CAD\_L10 >>> AA24 HT\_RXCAD10N  
 4 HT\_CPU\_NB\_CAD\_H11 >>> Y22 HT\_RXCAD11P  
 4 HT\_CPU\_NB\_CAD\_L11 >>> Y23 HT\_RXCAD11N  
 4 HT\_CPU\_NB\_CAD\_H12 >>> W21 HT\_RXCAD12P  
 4 HT\_CPU\_NB\_CAD\_L12 >>> W20 HT\_RXCAD12N  
 4 HT\_CPU\_NB\_CAD\_H13 >>> V21 HT\_RXCAD13P  
 4 HT\_CPU\_NB\_CAD\_L13 >>> V20 HT\_RXCAD13N  
 4 HT\_CPU\_NB\_CAD\_H14 >>> U20 HT\_RXCAD14P  
 4 HT\_CPU\_NB\_CAD\_L14 >>> U21 HT\_RXCAD14N  
 4 HT\_CPU\_NB\_CAD\_H15 >>> U19 HT\_RXCAD15P  
 4 HT\_CPU\_NB\_CAD\_L15 >>> U18 HT\_RXCAD15N

**HT\_TXCAD8P** F21 >>> HT\_NB\_CPU\_CAD\_H8 4  
**HT\_TXCAD8N** G21 >>> HT\_NB\_CPU\_CAD\_L8 4  
**HT\_TXCAD9P** G20 >>> HT\_NB\_CPU\_CAD\_H9 4  
**HT\_TXCAD9N** H21 >>> HT\_NB\_CPU\_CAD\_L9 4  
**HT\_TXCAD10P** J21 >>> HT\_NB\_CPU\_CAD\_H10 4  
**HT\_TXCAD10N** J20 >>> HT\_NB\_CPU\_CAD\_L10 4  
**HT\_TXCAD11P** K18 >>> HT\_NB\_CPU\_CAD\_H11 4  
**HT\_TXCAD11N** K17 >>> HT\_NB\_CPU\_CAD\_L11 4  
**HT\_TXCAD12P** L19 >>> HT\_NB\_CPU\_CAD\_H12 4  
**HT\_TXCAD12N** L18 >>> HT\_NB\_CPU\_CAD\_L12 4  
**HT\_TXCAD13P** M18 >>> HT\_NB\_CPU\_CAD\_H13 4  
**HT\_TXCAD13N** M17 >>> HT\_NB\_CPU\_CAD\_L13 4  
**HT\_TXCAD14P** M21 >>> HT\_NB\_CPU\_CAD\_H14 4  
**HT\_TXCAD14N** P21 >>> HT\_NB\_CPU\_CAD\_L14 4  
**HT\_TXCAD15P** P18 >>> HT\_NB\_CPU\_CAD\_H15 4  
**HT\_TXCAD15N** M18 >>> HT\_NB\_CPU\_CAD\_L15 4

4 HT\_CPU\_NB\_CLK\_H0 >>> T22 HT\_RXCLK0P  
 4 HT\_CPU\_NB\_CLK\_L0 >>> T23 HT\_RXCLK0N  
 4 HT\_CPU\_NB\_CLK\_H1 >>> AB23 HT\_RXCLK1P  
 4 HT\_CPU\_NB\_CLK\_L1 >>> AA22 HT\_RXCLK1N

**HT\_RXCLK0P** H24 >>> HT\_NB\_CPU\_CLK\_H0 4  
**HT\_RXCLK0N** H25 >>> HT\_NB\_CPU\_CLK\_L0 4  
**HT\_RXCLK1P** L21 >>> HT\_NB\_CPU\_CLK\_H1 4  
**HT\_RXCLK1N** L20 >>> HT\_NB\_CPU\_CLK\_L1 4

4 HT\_CPU\_NB\_CTL\_H0 >>> M22 HT\_RXCTL0P  
 4 HT\_CPU\_NB\_CTL\_L0 >>> R21 HT\_RXCTL0N  
 4 HT\_CPU\_NB\_CTL\_H1 >>> R20 HT\_RXCTL1P  
 4 HT\_CPU\_NB\_CTL\_L1 >>> R20 HT\_RXCTL1N

**HT\_RXCTL0P** M24 >>> HT\_NB\_CPU\_CTL\_H0 4  
**HT\_RXCTL0N** P19 >>> HT\_NB\_CPU\_CTL\_L0 4  
**HT\_RXCTL1P** R18 >>> HT\_NB\_CPU\_CTL\_H1 4  
**HT\_RXCTL1N** R18 >>> HT\_NB\_CPU\_CTL\_L1 4



**ANB1B**

PEG\_RXP15 D4 >>> GFX\_RX0P  
 PEG\_RXN15 C4 >>> GFX\_TX0N  
 PEG\_RXP14 B3 >>> GFX\_RX1P  
 PEG\_RXN14 B3 >>> GFX\_TX1P  
 PEG\_RXP13 C2 >>> GFX\_RX1N  
 PEG\_RXN13 C1 >>> GFX\_TX2P  
 PEG\_RXP12 E5 >>> GFX\_RX2P  
 PEG\_RXN12 E5 >>> GFX\_TX2N  
 PEG\_RXP11 G6 >>> GFX\_RX3P  
 PEG\_RXN11 G6 >>> GFX\_TX3N  
 PEG\_RXP10 H5 >>> GFX\_RX3N  
 PEG\_RXN10 H6 >>> GFX\_TX4P  
 PEG\_RXP9 J6 >>> GFX\_RX4P  
 PEG\_RXN9 J6 >>> GFX\_TX4N  
 PEG\_RXP8 J7 >>> GFX\_RX5P  
 PEG\_RXN8 J7 >>> GFX\_TX5N  
 PEG\_RXP7 L5 >>> GFX\_RX6P  
 PEG\_RXN7 L5 >>> GFX\_TX6N  
 PEG\_RXN6 L8 >>> GFX\_RX6N  
 PEG\_RXP6 M8 >>> GFX\_RX7P  
 PEG\_RXN6 M8 >>> GFX\_TX7N  
 PEG\_RXN5 M7 >>> GFX\_RX7N  
 PEG\_RXP4 P6 >>> GFX\_RX8P  
 PEG\_RXN4 M5 >>> GFX\_TX8P  
 PEG\_RXP3 R8 >>> GFX\_RX8N  
 PEG\_RXN3 R8 >>> GFX\_TX9P  
 PEG\_RXP2 R6 >>> GFX\_RX9P  
 PEG\_RXN2 V7 >>> GFX\_TX9N  
 PEG\_RXP1 P4 >>> GFX\_RX10P  
 PEG\_RXN1 P3 >>> GFX\_TX10N  
 PEG\_RXP0 T4 >>> GFX\_RX11P  
 PEG\_RXN0 T3 >>> GFX\_TX11N

**HT\_TXX0P** A5 >>> GTXP15 DJS PX1  
**HT\_TXX0N** B5 >>> GTXN15 DJS PX1  
**HT\_TXX1P** B4 >>> GTXP14 DJS PX1  
**HT\_TXX1N** C3 >>> GTXN14 DJS PX1  
**HT\_TXX2P** B2 >>> GTXP13 DJS PX1  
**HT\_TXX2N** D1 >>> GTXN13 DJS PX1  
**HT\_TXX3P** D2 >>> GTXP12 DJS PX1  
**HT\_TXX3N** E2 >>> GTXN12 DJS PX1  
**HT\_TXX4P** E1 >>> GTXP11 DJS PX1  
**HT\_TXX4N** F4 >>> GTXN11 DJS PX1  
**HT\_TXX5P** F3 >>> GTXP10 DJS PX1  
**HT\_TXX5N** F1 >>> GTXN10 DJS PX1  
**HT\_TXX6P** F2 >>> GTXP9 DJS PX1  
**HT\_TXX6N** H4 >>> GTXN9 DJS PX1  
**HT\_TXX7P** H3 >>> GTXP8 DJS PX1  
**HT\_TXX7N** H1 >>> GTXN8 DJS PX1  
**HT\_TXX8P** H2 >>> GTXP7 DJS PX1  
**HT\_TXX8N** J2 >>> GTXN7 DJS PX1  
**HT\_TXX9P** J1 >>> GTXP6 DJS PX1  
**HT\_TXX9N** K4 >>> GTXN6 DJS PX1  
**HT\_TXX10P** K3 >>> GTXP5 DJS PX1  
**HT\_TXX10N** K1 >>> GTXN5 DJS PX1  
**HT\_TXX11P** M4 >>> GTXP4 DJS PX1  
**HT\_TXX11N** M3 >>> GTXN4 DJS PX1  
**HT\_TXX12P** M1 >>> GTXP3 DJS PX1  
**HT\_TXX12N** M2 >>> GTXN3 DJS PX1  
**HT\_TXX13P** N2 >>> GTXP2 DJS PX1  
**HT\_TXX13N** N1 >>> GTXN2 DJS PX1  
**HT\_TXX14P** P1 >>> GTXP1 DJS PX1  
**HT\_TXX14N** P2 >>> GTXN1 DJS PX1

LAN >>> 26 PCIE\_RXP0  
 LAN >>> 26 PCIE\_RXN0  
 MINICARD1 >>> 33 PCIE\_RXP1  
 MINICARD1 >>> 33 PCIE\_RXN1  
 MINICARD2 >>> 33 PCIE\_RXP2  
 MINICARD2 >>> 33 PCIE\_RXN2

**GPP\_RX0P** AC1 >>> TXP0 C577 1  
**GPP\_RX0N** AC2 >>> TXN0 C578 1  
**GPP\_RX1P** AB2 >>> TXP1 C572 1  
**GPP\_RX1N** AB3 >>> TXN1 C574 1  
**GPP\_RX2P** AA2 >>> TXP2 C564 1  
**GPP\_RX2N** AA1 >>> TXN2 C565 1

11 ALINK\_NBRX\_SBTX\_P0 >>> AA8 SB\_RX0P  
 11 ALINK\_NBRX\_SBTX\_N0 >>> Y8 SB\_RX0N  
 11 ALINK\_NBRX\_SBTX\_P1 >>> Y7 SB\_RX1P  
 11 ALINK\_NBRX\_SBTX\_N1 >>> Y7 SB\_RX1N  
 11 ALINK\_NBRX\_SBTX\_P2 >>> AA5 SB\_RX2P  
 11 ALINK\_NBRX\_SBTX\_N2 >>> AA6 SB\_RX2N  
 11 ALINK\_NBRX\_SBTX\_P3 >>> W5 SB\_RX3P  
 11 ALINK\_NBRX\_SBTX\_N3 >>> Y5 SB\_RX3N

**ALINK\_NBTX\_SBRX\_P0** C699 >>> SCD1U16V2KX-3GP  
**ALINK\_NBTX\_SBRX\_N0** C695 >>> SCD1U16V2KX-3GP  
**ALINK\_NBTX\_SBRX\_P1** C594 >>> SCD1U16V2KX-3GP  
**ALINK\_NBTX\_SBRX\_N1** C598 >>> SCD1U16V2KX-3GP  
**ALINK\_NBTX\_SBRX\_P2** C587 >>> SCD1U16V2KX-3GP  
**ALINK\_NBTX\_SBRX\_N2** C591 >>> SCD1U16V2KX-3GP  
**ALINK\_NBTX\_SBRX\_P3** C580 >>> SCD1U16V2KX-3GP  
**ALINK\_NBTX\_SBRX\_N3** C584 >>> SCD1U16V2KX-3GP



**PART 1 OF 6**

**HYPER TRANSPORT CPU I/F**

**PART 2 OF 6**

**PCIE I/F GFX**

**PCIE I/F SB**


Placement: close RS880

Placement: close RS880

PEG\_TXP[15.0] 52  
 PEG\_TXN[15.0] 52

**RS880M Display Port Support (muxed on GFX)**

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1




JE70-DN

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>ATI-RS880M_HT LINK&amp;PCIE(1/3)</b>	
Size	Document Number	Rev	SB
A3			
Date:	Tuesday, February 23, 2010	Sheet	8 of 63





**STRAP\_DEBUG\_BUS\_GPIO\_ENABLEB**  
 Enables the Test Debug Bus using GPIO. (PIN: RS880M--> DAC\_VSYNC)  
 \* 1 : Disable 0 : Enable

**RS880: Enables Side port memory (PIN: RS880M--> DAC\_HSYNC)**  
 \* 1 : Disable 0 : Enable

**SUS\_STAT#**  
 Selects Loading of STRAPS from EEPROM  
 \* 1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

**CRITVOUT**

TXOUT_L0P	A22	>>>	GMCH_TXAOUT0+ 18
TXOUT_L0N	B22	>>>	GMCH_TXAOUT0- 18
TXOUT_L1P	A21	>>>	GMCH_TXAOUT1+ 18
TXOUT_L1N	B21	>>>	GMCH_TXAOUT1- 18
TXOUT_L2P	B20	>>>	GMCH_TXAOUT2+ 18
TXOUT_L2N	A20	>>>	GMCH_TXAOUT2- 18
TXOUT_L3P	A19	>>>	GMCH_TXAOUT2+ 18
TXOUT_L3N	B19	>>>	GMCH_TXAOUT2- 18
TXOUT_U0P	B18	>>>	GMCH_TXBOUT0+ 18
TXOUT_U0N	A18	>>>	GMCH_TXBOUT0- 18
TXOUT_U1P	A17	>>>	GMCH_TXBOUT1+ 18
TXOUT_U1N	B17	>>>	GMCH_TXBOUT1- 18
TXOUT_U2P	D20	>>>	GMCH_TXBOUT2+ 18
TXOUT_U2N	D21	>>>	GMCH_TXBOUT2- 18
TXOUT_U3P	D18	>>>	GMCH_TXBOUT2+ 18
TXOUT_U3N	D19	>>>	GMCH_TXBOUT2- 18

**PLL PWR**





VDDLTP18	A13	>>>	1D8V_S0_VDDLPL18
VSSLTP18	B13	>>>	
VDDL18_1	A15	>>>	1D8V_S0_VDDL18
VDDL18_2	B15	>>>	
VDDL18_3_1	A14	>>>	
VDDL18_3_2	B14	>>>	
VSSLT1	C14	>>>	
VSSLT2	D15	>>>	
VSSLT3	C16	>>>	
VSSLT4	C18	>>>	
VSSLT5	C20	>>>	
VSSLT6	E20	>>>	
VSSLT7	C22	>>>	

**CLOCKS PM**

LVDS_DIGON	E9	>>>	GMCH_LCDVDD_ON 19
LVDS_BLON	F7	>>>	GMCH_BL_PWM 19
LVDS_ENA_BL	G12	>>>	LVDS_ENA_BL 18
TMDS_HPD	D9	>>>	NB_DVI_HPD
HPD	D10	>>>	NB_DVI_HPD
SUS_STAT#	D12	>>>	NB_SUS_STAT# 1
THERMALDIODE_P	A8	>>>	RS780_DXP3_1
THERMALDIODE_N	A8	>>>	RS780_DXP3_1
TESTMODE	D13	>>>	TESTMODE_NB

**MIS.**

I2C_CLK	B9	>>>	
I2C_DATA	A9	>>>	
DDC_CLK0/AUX0P	A8	>>>	DDC_DATA0/AUX0N
DDC_CLK0/AUX0P	B7	>>>	DDC_CLK0/AUX0P
DDC_CLK1/AUX1P	B7	>>>	DDC_CLK1/AUX1N
DDC_DATA1/AUX1N	A7	>>>	
STRP_DATA	B10	>>>	
RESERVED	G11	>>>	
AUX_CAL	C8	>>>	RS780_AUX_CAL




**JE70-DN**

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.








Title: **ATI-RS880M Side Port&PWR&GND(3/3)**

Size: A3 Document Number: **JE70-DN** Rev: **SB**

Date: Tuesday, February 23, 2010 Sheet 10 of 63




PX\_EN : Power Xpress enable  
 PE\_GPIO1 : use to turn on the power of Discrete VGA  
 PE\_GPIO0 : use to reset the MXM module when enables Power Xpress



USB		
Pair	Device	
12	MINI2 CARD	
11	NC	
10	NC	
9	CCD	
8	NC	
7	Bluetooth	
6	USB3	
5	USB2	
4	CardReader	
3	USB4	
2	NC	
1	MINI1 CARD	
0	USB1	

Place R near pin14. Route it with 10mils Trace width and 25mils spacing to any signals in X, Y, Z directions.

1020 modify these nets  
1105 modify these nets




Strap Pin / define to use LPC or SPI ROM

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **ATI-SB820 USB&GPIO (2/5)**

Size: A3 Document Number: **JE70-DN** Rev: **SB**


Date: Tuesday, February 23, 2010 Sheet 12 of 63




Put near Dimm Door



- TPAD14-GP TP97 SB SPI\_MISO J5
- TPAD14-GP TP107 SPI\_MOSI\_R E2
- TPAD14-GP TP104 ICH\_SPICLK K4
- TPAD14-GP TP89 SB\_SPI\_HOLD K9
- TPAD14-GP TP158 ICH\_SPICSO# G2
- SPI\_DI#/GPIO164
- SPI\_DO#/GPIO163
- SPI\_CLK#/GPIO162
- SPI\_CS1#/GPIO165
- ROM\_RST#/GPIO161




1029 modify the net (SATA\_LED#)



JE70-DN


<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>ATI-SB820 SATA-IDE (3/5)</b>			
Size	Document Number	Rev	SB
<b>A3</b>	<b>JE70-DN</b>		
Date:	Tuesday, February 23, 2010	Sheet	13 of 63

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



## REQUIRED STRAPS

### REQUIRED SYSTEM STRAPS



1118 modify R412,R411

	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	AZ_SDOUT	GPIO200	GPIO199
<b>PULL HIGH</b>	ALLOW PCIe Gen2 <b>DEFAULT</b>	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE <b>DEFAULT</b>	EC ENABLED	CLKGEN ENABLED	LOW POWER MODE	H,H = Reserved H,L = SPI ROM	
<b>PULL LOW</b>	FORCE PCIe Gen1	Watchdog Timer Disabled <b>DEFAULT</b>	IGNORE DEBUG STRAP <b>DEFAULT</b>	FUSION CLOCK MODE	EC DISABLED <b>DEFAULT</b>	CLKGEN DISABLED <b>DEFAULT</b>	PERFORMANCE MODE <b>DEFAULT</b>	L,H = LPC ROM (Default) L,L = FWH ROM	

NOTE: SB820 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

## DEBUG STRAPS

TPAD14-GP TP89	PCI_AD23	11
TPAD14-GP TP87	PCI_AD24	11
TPAD14-GP TP85	PCI_AD25	11
TPAD14-GP TP93	PCI_AD26	11
TPAD14-GP TP98	PCI_AD27	11
TPAD14-GP TP156	PCI_AD28	11
TPAD14-GP TP159	PCI_AD29	11
TPAD14-GP TP154	PCI_AD30	11

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE PCI PLL <b>DEFAULT</b>	DISABLE ILA AUTORUN <b>DEFAULT</b>	USE FC PLL <b>DEFAULT</b>	USE DEFAULT PCIe STRAPS <b>DEFAULT</b>	DISABLE PCI MEM BOOT <b>DEFAULT</b>
<b>PULL LOW</b>	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT


Note: SB820 has 15K internal PU FOR PCI\_AD[27:23]

JE70-DN


<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>ATI-SB820 STRAPPING (5/5)</b>	
Size	Document Number
<b>A3</b>	<b>JE70-DN</b>
Date: Tuesday, February 23, 2010	Sheet 15 of 63
	<b>SB</b>

ADM1		ADM1	
5 MEM_MB_ADD0	96	A0	NP1
5 MEM_MB_ADD1	97	A1	NP2
5 MEM_MB_ADD2	98	A2	
5 MEM_MB_ADD3	99	A3	RAS#
5 MEM_MB_ADD4	100	A4	WE#
5 MEM_MB_ADD5	101	A5	CAS#
5 MEM_MB_ADD6	102	A6	
5 MEM_MB_ADD7	103	A7	CS0#
5 MEM_MB_ADD8	104	A8	CS1#
5 MEM_MB_ADD9	105	A9	
5 MEM_MB_ADD10	106	A10/AP	CKE0
5 MEM_MB_ADD11	107	A11	CKE1
5 MEM_MB_ADD12	108	A12	
5 MEM_MB_ADD13	109	A13	CK0
5 MEM_MB_ADD14	110	A14	CK1
5 MEM_MB_ADD15	111	A15	
5 MEM_MB_BANK2	112	A16/BA2	CK1#
	113		CK1#
5 MEM_MB_BANK0	114	BA0	
5 MEM_MB_BANK1	115	BA1	
	116		
5 MEM_MB_DATA0	117	D00	
5 MEM_MB_DATA1	118	D01	
5 MEM_MB_DATA2	119	D02	
5 MEM_MB_DATA3	120	D03	
5 MEM_MB_DATA4	121	D04	
5 MEM_MB_DATA5	122	D05	
5 MEM_MB_DATA6	123	D06	
5 MEM_MB_DATA7	124	D07	
5 MEM_MB_DATA8	125	D08	
5 MEM_MB_DATA9	126	D09	
5 MEM_MB_DATA10	127	D10	
5 MEM_MB_DATA11	128	D11	
5 MEM_MB_DATA12	129	D12	
5 MEM_MB_DATA13	130	D13	
5 MEM_MB_DATA14	131	D14	
5 MEM_MB_DATA15	132	D15	
5 MEM_MB_DATA16	133	D16	
5 MEM_MB_DATA17	134	D17	
5 MEM_MB_DATA18	135	D18	
5 MEM_MB_DATA19	136	D19	
5 MEM_MB_DATA20	137	D20	
5 MEM_MB_DATA21	138	D21	
5 MEM_MB_DATA22	139	D22	
5 MEM_MB_DATA23	140	D23	
5 MEM_MB_DATA24	141	D24	
5 MEM_MB_DATA25	142	D25	
5 MEM_MB_DATA26	143	D26	
5 MEM_MB_DATA27	144	D27	
5 MEM_MB_DATA28	145	D28	
5 MEM_MB_DATA29	146	D29	
5 MEM_MB_DATA30	147	D30	
5 MEM_MB_DATA31	148	D31	
5 MEM_MB_DATA32	149	D32	
5 MEM_MB_DATA33	150	D33	
5 MEM_MB_DATA34	151	D34	
5 MEM_MB_DATA35	152	D35	
5 MEM_MB_DATA36	153	D36	
5 MEM_MB_DATA37	154	D37	
5 MEM_MB_DATA38	155	D38	
5 MEM_MB_DATA39	156	D39	
5 MEM_MB_DATA40	157	D40	
5 MEM_MB_DATA41	158	D41	
5 MEM_MB_DATA42	159	D42	
5 MEM_MB_DATA43	160	D43	
5 MEM_MB_DATA44	161	D44	
5 MEM_MB_DATA45	162	D45	
5 MEM_MB_DATA46	163	D46	
5 MEM_MB_DATA47	164	D47	
5 MEM_MB_DATA48	165	D48	
5 MEM_MB_DATA49	166	D49	
5 MEM_MB_DATA50	167	D50	
5 MEM_MB_DATA51	168	D51	
5 MEM_MB_DATA52	169	D52	
5 MEM_MB_DATA53	170	D53	
5 MEM_MB_DATA54	171	D54	
5 MEM_MB_DATA55	172	D55	
5 MEM_MB_DATA56	173	D56	
5 MEM_MB_DATA57	174	D57	
5 MEM_MB_DATA58	175	D58	
5 MEM_MB_DATA59	176	D59	
5 MEM_MB_DATA60	177	D60	
5 MEM_MB_DATA61	178	D61	
5 MEM_MB_DATA62	179	D62	
5 MEM_MB_DATA63	180	D63	
	181		
5 MEM_MB_DQS0_N	182	DQS0#	VSS
5 MEM_MB_DQS1_N	183	DQS1#	VSS
5 MEM_MB_DQS2_N	184	DQS2#	VSS
5 MEM_MB_DQS3_N	185	DQS3#	VSS
5 MEM_MB_DQS4_N	186	DQS4#	VSS
5 MEM_MB_DQS5_N	187	DQS5#	VSS
5 MEM_MB_DQS6_N	188	DQS6#	VSS
5 MEM_MB_DQS7_N	189	DQS7#	VSS
	190		
5 MEM_MB_DQS0_P	191	DQS0	VSS
5 MEM_MB_DQS1_P	192	DQS1	VSS
5 MEM_MB_DQS2_P	193	DQS2	VSS
5 MEM_MB_DQS3_P	194	DQS3	VSS
5 MEM_MB_DQS4_P	195	DQS4	VSS
5 MEM_MB_DQS5_P	196	DQS5	VSS
5 MEM_MB_DQS6_P	197	DQS6	VSS
5 MEM_MB_DQS7_P	198	DQS7	VSS
	199		
5 MEM_MB_ODT0	200	ODT0	VSS
5 MEM_MB_ODT1	201	ODT1	VSS
	202		
	203		
	204		
	205		
	206		

# REVERSE TYPE



Note:  
If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is  
SO-DIMMA TS Address is




1021 add R880-883  
1106 modify R880-R883




1029 delete C338,C331

## VREF\_DDR\_MEM




LAYOUT: Locate close to DIMM

## DDR\_VREF\_DQ




LAYOUT: Locate close to DIMM

Layout Note:  
Place these Caps near  
SO-DIMMA0.







1029 add R934,R935  
1105 modify R934,R935



1106 modify ADM1







**DISPLAY SUPPORT TABLE**

	PX_EN#	DP_AUXON EDP disabled	I2C_DATA EDP disabled	INT_VGA_EN#	DISPLAY OUTPUT
IGP only mode	1	X	X	0	IGP (LVDS, EDP, VGA, DP)
MXM only mode	1	X	X	1	MXM (LVDS, EDP, VGA, DP)
Power Express (muxed)	0	0/1	0/1	1	MXM/IGP (LVDS, EDP, VGA) ; MXM (DP)
Power Express (muxless)	0	X	X	0	IGP (LVDS, EDP, VGA, DP)

PX mode display device auto detection method:  
VGA: I2C interface to NB  
DP:HPD

**LVDS**

Function	SEL
An to nB1	L
An to nB2	H

**CRT**











$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S=0
L	H	IA1	IB1	IC1	ID1	S=1

**EDID**

**Function Table**

Input (S)	Function
L	B <sub>0</sub> Connected to A
H	B <sub>1</sub> Connected to A


H = HIGH Logic Level L = LOW Logic Level



# LCD CONN

Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND


Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND



1029 add EC99,EC100


CCD

1020 delete CCD1 conn and modify these nets for CCD




36 APS\_EN >>> APS\_EN


SB\_1202




69.50007.691  
2ND = 69.50007.771




PE\_GPIO2  
L=> UMA  
H=> DIS



Reserve direct connector to KBC



PE\_GPIO2  
L=> UMA  
H=> DIS




JE70-DN

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C.

Title		LCD CONN	
Size	Document Number	Rev	
Custom	JE70-DN	SB	
Date:	Tuesday, February 23, 2010	Sheet	19 of 63

Layout Note:  
Place these resistors  
close to the CRT-out  
connector


Ferrite bead impedance: 10 ohm@100MHz



**Layout Note:**


\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

**CRT I/F & CONNECTOR**




**Hsync & Vsync level shift**

Function	OE#
nA to nY	L
X	H




**DDC\_CLK & DATA level shift**



JE70-DN

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>CRT Connector</b>
Size	Document Number	Rev	<b>SB</b>
Date: Tuesday, February 23, 2010			Sheet 20 of 63




**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI Connector**


Size: **JE70-DN**      Document Number: **JE70-DN**      Rev: **SB**

Date: Tuesday, February 23, 2010      Sheet 21 of 83


# SATA Connector




JE70-DN

 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>HDD</b>	
Size	Document Number
<b>JE70-DN</b>	
Date: Tuesday, February 23, 2010	Rev <b>SB</b>
Sheet 22	of 63

# ODD Connector






JE70-DN

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>ODD</b>	
Size	Document Number
	<b>JE70-DN</b>
Date: Tuesday, February 23, 2010	Sheet 23 of 63
	Rev <b>SB</b>

# BLUETOOTH MODULE





1.5A / High Active Voltage 2V



JE70-DN

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b>			
<b>BLUETOOTH</b>			
Size	Document Number	Rev	
<b>JE70-DN</b>		<b>SB</b>	
Date: Tuesday, February 23, 2010		Sheet	24 of 63





USBPN6	1	TE14P-GP	TP120
USBPP6	1	TE14P-GP	TP121
USBPN5	1	TE14P-GP	TP122
USBPP5	1	TE14P-GP	TP123
USBPN3	1	TE14P-GP	TP124
USBPP3	1	TE14P-GP	TP125
USBPN4	1	TE14P-GP	TP126
USBPP4	1	TE14P-GP	TP127
PLT_RST1#_B	1	TE14P-GP	TP31
COVER_SW#_1	1	TE14P-GP	TP128
USB_PWR_EN#	1	TE14P-GP	TP129
USB_OC#3	1	TE14P-GP	TP130
USB_OC#2	1	TE14P-GP	TP131
3D3V_S0	1	TE14P-GP	TP133
3D3V_AUX_S5	1	TE14P-GP	TP132
5V_S5	1	TE14P-GP	TP134


JE70-DN

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB**

Size	Document Number	Rev
	<b>JE70-DN</b>	<b>SB</b>

Date: Tuesday, February 23, 2010 Sheet 25 of 63



JE70-DN

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.




Title: **BCM57780**

Size A3	Document Number	Rev
	<b>JE70-DN</b>	<b>SB</b>
Date: Tuesday, February 23, 2010	Sheet 26 of 63	

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

# LAN Connector

# LAN Connector



JE70-DN

SB

緯創資通 Wistron Corporation


21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

**LAN CONN**

Size A3 Document Number JE70-DN Rev SB

Date: Monday, March 01, 2010 Sheet 27 of 63






JE70-DN

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Azalia codec ALC272**

Size A3	Document Number	Rev
	<b>JE70-DN</b>	<b>SB</b>
Date: Tuesday, February 23, 2010	Sheet 28 of 63	

# AUDIO OP AMPLIFIER



Gain =  $R_f/R_i = 52K/20K = 2.6V/V$   
 $f(HP) = 1/(2 \pi * 20K * 0.47\mu f) = 16.9Hz$   
 If  $V_{IN} = 1.54V$  Gain =  $2.6V/V$   $R_L = 4\Omega$   $V_O(peak) = 4V$   $V(rms) = 2.828V$   
 Power =  $2.828^2/4 = 1.999W$

JE70-DN


緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO AMP**


Size	Document Number	Rev
	<b>JE70-DN</b>	<b>SB</b>

Date: Tuesday, February 23, 2010 Sheet 29 of 63


# Internal Mic




# Internal Speaker



# LINE OUT



# MIC IN



JE70-DN

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			AUDIO JACK		
Size	Document Number				Rev
JE70-DN					SB
Date:	Monday, March 01, 2010	Sheet	30	of	63

No Modem Function

JE70-DN

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>MDC</b>			
Size	Document Number	Rev	SB
	<b>JE70-DN</b>		
Date: Thursday, November 19, 2009		Sheet	31 of 63


**5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD) on USB board**

JE70-DN

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>CARDREADER</b>			
Size	Document Number		Rev
	<b>JE70-DN</b>		<b>SB</b>
Date:	Thursday, November 19, 2009	Sheet	32 of 63




# Mini Card Connector(WLAN)




20.F1517.052  
2ND = 62.10043.461

Place near AMINI1






# Mini Card Function



PTWO-CONN52A-8-GP  
20.F1518.052  
2ND = 62.10043.731

1020 modify these nets

Place near MINIC2



JE70-DN







<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
<b>MINI CARD</b>			
Title	Document Number		Rev
	<b>JE70-DN</b>		<b>SB</b>
Date: Tuesday, February 23, 2010	Sheet	33	of 63

*No NEWCARD Function*

JE70-DN

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>NEW CARD</b>			
Size	Document Number	Rev	
	<b>JE70-DN</b>	<b>SB</b>	
Date: Thursday, November 19, 2009		Sheet	34 of 63






緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **KBC NPCE781B**

Size: A3 Document Number: **JE70-DN** Rev: SB


Date: Monday, March 01, 2010 Sheet 36 of 63




16M Bits  
SPI FLASH ROM


GOLDEN FINGER FOR DEBUG BOARD

11.36 LPC\_LAD[0..3] <<< LPC\_LAD[0..3]







JE70-DN

 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>BIOS</b>		
Size A3	Document Number <b>JE70-DN</b>	Rev <b>SB</b>
Date: Tuesday, February 23, 2010	Sheet 37 of 63	



12 1  
T/P











JE70-DN

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Touch PAD</b>			
Size	Document Number	Rev	
A3	<b>JE70-DN</b>	<b>SB</b>	
Date: Tuesday, February 23, 2010		Sheet 38	of 63


NONE BOARD

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>NONE BOARD</b>			
Size	Document Number	Rev	
A3	<b>JE70-DN</b>	<b>SB</b>	
Date:	Thursday, November 19, 2009	Sheet 39	of 63


# LED


















**P/H @ 1D8V\_S3 PAGE**




JE70-DN




JE70-DN



 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>Power Block Diagram</b>		
Size A3	Document Number <b>JE70-DN</b>	Rev <b>SB</b>
Date: Thursday, November 19, 2009	Sheet 42 of 63	




















### Run Power




### +3VS to 3.3V\_DELAY Transfer







1109 modify the value of R448 to 64.15035.6DL



Iomax=5A  
OCP>7.5A  
20090910

Iomax=5.5A  
OCP>9A

1111 modify TC39

1111 modify TC40

1109 modify R462, R470

Close to VFB Pin (pin5)

Close to VFB Pin (pin2)

$V_{out} = 2 * (1 + R1/R2)$

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2


JE70-DN

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **RT8223 5V/3D3V**

Size: Document Number  
Date: Tuesday, February 23, 2010

Rev: **SB**  
Sheet 45 of 63




# RT8209E for 1D5V



Madsion use	34k, 1.6V	(64.34025.6DL)
Park use	33k, 1.575V	(64.33025.6DL)
UMA use	30k, 1.5V	(64.30025.6DL)

# RT9026 for 0D75V\_S3



JE70-DN

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: **RT8209E 1D5V**

Size: Document Number


Date: Monday, March 01, 2010

Sheet 46 of 63


Rev: **SB**



# RT9025 for 1D05V\_S0







NEAR

20091001 Wayne

20091001 Wayne

JE70-DN

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title			BQ24745 Charger		
Size	Document Number	Rev			
A3	JE70-DN	SB			
Date:	Tuesday, February 23, 2010	Sheet	49	of	63

AC\_IN# to KBC

1021 add D46

74.24745.073


83.SMF18.0AH

2nd = 83.SMF18.AAH



1021 modify DCIN1

1Pin=3A

### Adaptor in to generate DCBATOUT






### BATTERY CONNECTOR



Pin NO	Symbol
1	GND
2	GND
3	SMD
4	SMC
5	TS
6	B/I
7	BT+
8	BT+

JE70-DN

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>AD/BATT CONN</b>		
Size	Document Number	Rev
	<b>JE70-DN</b>	<b>SB</b>
Date: Tuesday, February 23, 2010	Sheet 50 of 63	



### Check test point

3D3V_S0	TP171	TPAD14-GP
3D3V_AUX_S5	TP170	TPAD14-GP
3D3V_S5	TP172	TPAD14-GP
5V_S5	TP167	TPAD14-GP
12.36 PM_PWRBTN#	TP169	TPAD14-GP
6.11 CPU_PWRGD	TP163	TPAD14-GP
35.36,45 SS_ENABLE	TP173	TPAD14-GP
6.11 CPU_LDT_RST#	TP162	TPAD14-GP


Test Point放在Dimm Door打開可量測處

JE70-DN




<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>EMI/Spring/Boss</b>	
Title	
Size	Document Number
<b>JE70-DN</b>	
Date: Tuesday, February 23, 2010	Sheet 51 of 63
Rev	<b>SB</b>

8 PEG\_TXP[15..0] << PEG\_TXP[15..0]  
 8 PEG\_TXN[15..0] << PEG\_TXN[15..0]

8 PEG\_RXP[15..0] << PEG\_RXP[15..0]  
 8 PEG\_RXN[15..0] << PEG\_RXN[15..0]



PCI EXPRESS INTERFACE



















JE70-DN

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Madison PCIE**

Size: Document Number **JE70-DN** Rev **SB**

Date: Tuesday, February 23, 2010 Sheet 52 of 63



JV50-CP\_JV70-CP\_SJV50-CP / Madsion-Pro  
 0 1 0 0 Hynix Orion-die (H5TQ1G63BFR-12C, 800MHz) 64\*16 x 8 pcs1GB  
 1 0 0 0 Samsung E-die (K4W1G1646E-HC12, 800MHz) 64\*16 x 8 pcs1GB  
 1 1 0 0 Reserve64\*16 x 8 pcs1GB


JV50-CP\_JV70-CP\_SJV50-CP / Park-XT  
 0 1 0 0 Hynix Orion-die (H5TQ1G63BFR-12C, 800MHz) 64\*16 x 4 pcs512MB  
 1 0 0 0 Samsung E-die (K4W1G1646E-HC12, 800MHz) 64\*16 x 4 pcs512MB  
 1 1 0 0 Reserve64\*16 x 4 pcs512MB

1113 delete TP103, TP122, TP160, TP178

1029 add R940, R941

1026 add R905, R906

1113 add R968




71.MDSON.M01  
DIS\_PX

緯創資通 Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

Model: Madison IO

Size: Document Number: JE70-DN Rev: SB


Date: Tuesday, February 23, 2010 Sheet: 53 of 53






For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 \* VDDR1.  
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 \* VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R




Madison: MEM\_CALRP[0,2] signals are used.  
Park: MEM\_CALRP1 and MEM\_CALRN1 are used




71.MDS0N.M01  
DIS\_PX

For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 \* VDDR1.  
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 \* VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R



71.MDS0N.M01  
DIS\_PX




71.MDS0N.M01  
DIS\_PX

VRAM\_RST# 57.58.59.60

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	X
TX_DERMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	X
RESERVED	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RESERVED	GPIO21	RESERVED	0
Bios_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X
RSVD	V2SYNC		0
RSVD	H2SYNC		0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00:No audio function 01:Audio for DisplayPort and HDMI if adapter is detected 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI	X X

**AMD RESERVED CONFIGURATION STRAPS**  
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED,  
THEY MUST NOT CONFLICT DURING RESET

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
64MB	x010		M25P20	0101
32MB	x		M25P40	0101
512MB	10B	Chingris (formerly PMC)	Fm25LV512A	0100
2GB	x		Fm25LV010A	0101
4GB	x			






GPIO\_VGA\_00 & GPIO\_VGA\_01  
Pull-up resistor value: 3K for Madison/Park, 10K for M96/M92

Designator	For M97-M2	For Mannheim
R_MEM_1	10K	10K
R_MEM_2	40R/Short	680R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF



# DDR3




SAMSUNG: 72.41164.H0U (VR.1GB0B.006)  
 HYNIX: 72.51G63.C0U (VR.1GB0G.004)


- 56.58 DQMA#[0..7] <<>
- 56.58 RDQSA#[0..7] <<>
- 56.58 WQSA#[0..7] <<>
- 56.58 MAA#[0..12] <<
- 56.58 MDA#[0..63] <<>

72.41164.H0U  
 2ND = 72.51G63.C0U

72.41164.H0U  
 2ND = 72.51G63.C0U



# DDR3



1030 modify these nets

Madison  
72.41164.H0U  
2ND = 72.51G63.C0U





1030 modify these nets

Madison  
72.41164.H0U  
2ND = 72.51G63.C0U

SAMSUNG: 72.41164.H0U (VR.1GB0B.006)  
HYNIX: 72.51G63.C0U (VR.1GB0G.004)

- 56,57 DQMA#[0..7] <<>
- 56,57 RDQSA#[0..7] <<>
- 56,57 WDQSA#[0..7] <<>
- 56,57 MAA#[0..12] <<<
- 56,57 MDA#[0..63] <<>




JE70-DN

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **VRAM(2/4)**

Size: A3	Document Number: <b>JE70-DN</b>	Rev: <b>SB</b>
Date: Tuesday, February 23, 2010	Sheet: 58 of 63	

# DDR3





DIS\_PX  
72.41164.H0U  
2ND = 72.51G63.C0U



DIS\_PX  
72.41164.H0U  
2ND = 72.51G63.C0U

SAMSUNG: 72.41164.H0U (VR.1GB0B.006)  
HYNIX: 72.51G63.C0U (VR.1GB0G.004)


- 56,60 DQMB#[0..7] <<>
- 56,60 RDQSB#[0..7] <<>
- 56,60 WDQSB#[0..7] <<>
- 56,60 MAB#[0..12] << MAB#[0..12]
- 56,60 MDB#[0..63] <<> MDB#[0..63]



JE70-DN

<b>緯創資通 Wistron Corporation</b>		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>VRAM(3/4)</b>		
Title		
Size A3	Document Number	Rev SB
<b>JE70-DN</b>		
Date: Tuesday, February 23, 2010	Sheet 59	of 63


# DDR3



DIS\_PX


72.41164.H0U  
2ND = 72.51G63.C0U

SAMSUNG: 72.41164.H0U (VR.1GB0B.006)  
HYNIX: 72.51G63.C0U (VR.1GB0G.004)



DIS\_PX


72.41164.H0U  
2ND = 72.51G63.C0U



JE70-DN

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>VRAM(4/4)</b>			
Size	Document Number		Rev
A3	<b>JE70-DN</b>		SB
Date:	Tuesday, February 23, 2010	Sheet	60 of 63

# RT8208B VGA CORE



**I<sub>omax</sub> = 1.8A**  
**OCP > 3.0A**

74.08208.A73  
Low Turn-on D0/D1 MOSFET

Madsion : 64.75025.6DL 75k-ohm

Park : 64.34025.6DL 34K-ohm

MAVDD_ALTIVO	Madison Pro	Park XT
0	1.00V	1.12V
1	0.90V	0.90V

JE70-DN

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> RT8209E VGA CORE	
<b>Size</b> A3	<b>Document Number</b> JE70-DN
<b>Date</b> Monday, March 01, 2010	<b>Rev</b> SB
<b>Sheet</b> 61 <b>of</b> 63	

## 1020

Page8: modify these nets for PCIE ports  
Page11: add these nets (INT\_VGA\_EN#,BDP\_EN)  
Page11: add the net(PX\_EN#) and R861  
Page11: delete D41,R437,R435  
Page12: modify these nets for USB ports  
Page14: modify L45,L48,L52,L57,L58,L60  
Page18: delete RN95,R423 and add Q73-Q76,R862-R864,D45  
Page19: delete CCD1 conn and modify these nets for CCD  
Page19: add R865,R866,U100  
Page20: add Q77,R867  
Page24: add modify these nets for BT  
Page25: add modify these nets for USB board  
Page26: modify these nets for PCIE port (LAN)  
Page26: delete the net(LOW\_PWR)  
Page33: modify these nets for PCIE ports(MINI1,MINI2)  
Page33: modify these part's names  
Page33: modify these nets for USB port(MINI2)  
Page40: 1020 modify PWR\_LED1,CHARGER\_LED1  
Page51: add screw holes

## 1021

Page5: modify these nets  
Page6: delete HDT1 conn and add TP246-255  
Page16: modify these nets of ADM1  
Page16: add R880-883  
Page17: modify these nets of ADM2 and ADM3  
Page17: add R884-R891  
Page18: add RN114-117  
Page23: modify ODD1  
Page25: modify the net(COVER\_SW# 1)  
Page30: modify LOUT1,AMIC1 and MICIN1  
Page33: modify AMIN11 and MINI2  
Page36: modify these nets and add R873-878  
Page38: modify these devices(ATPCN1\_SW\_R,SW\_L)  
Page40: modify PWR\_LED1,CHARGER\_LED1  
Page49: add D46  
Page50: modify DCIN1, BAT1 and add R879

## 1021

Page26: modify U6 (LAN IC)

## 1023

Page12: delete R538,R539 and add RN118  
Page12: delete R442,R443,R445 and add RN119  
Page12: delete R570-R572 and add RN120  
Page12: delete C368-C371,C446,C449,C686,C687  
Page18: swap these nets  
Page21: add R892-R900,Q78  
Page25: delete TC29,TC24,EC79,EC83  
Page25: modify the net of USB\_CN1 pin32  
Page36: delete R258 and RN89,RN122  
Page36: delete R382 and add U101  
Page36: delete R892,R483,R497,R478 and add RN123  
Page36: delete R410,R416 and add RN121,R892  
Page37: add R901,R902  
Page40: modify the pin5 define of PWR\_CN1 and Q11  
Page43: add TC53,TC54,U44  
Page61: modify TC52, R295 and add R903,Q79

## 1026

Page3: add R904 and modify C509,R232,R235  
Page6: add R913,RN124  
Page6: modify RN42,RN84,R612,R611,R364  
Page17: modify these nets  
Page19: modify R588  
Page21: modify U73 and delete R504  
Page22: modify SATA1  
Page35: delete R311 and modify FAN1  
Page36: modify RN121  
Page36: modify AKB1  
Page37: modify RN94 and the net(SPI\_WP#)  
Page43: add R097-R911,D47,Q80  
Page53: add R905,R906

## 1027

Page10: delete C651,R320,R316  
Page11: modify C543,C306,C424,C433  
Page11: delete R148  
Page12: modify the net(PM\_RSMRST#)  
Page43: modify the net(PM\_RSMRST#)

## 1028

Page3: add the net(LAN\_CLKREQ#) to RN70  
Page4: modify C704-C706  
Page4: modify R401  
Page9: delete R576,R578  
Page10: modify C62,C91  
Page11: delete R207,C337,D5,R208  
Page11: delete the net(PCI\_REQ#6)  
Page12: delete RN120 and add R570  
Page13: modify the net(SATA\_LED#)  
Page14: add C1198,C1199 and modify C815,C811  
Page16: add R934,R935  
Page18: add U102,R915-R919  
Page18: modify R432,U3,U8  
Page19: add U103,R920-R922 and delete D35  
Page20: add R936,R937 and modify R325,R323,R354  
Page21: delete RN8,RN13,RN15,RN19  
Page21: modify C819-C821,C823,C824,C826-C828  
Page25: add L82,R924,R925  
Page29: modify R489  
Page30: modify R622,R619 and add RN125  
Page36: delete R384 and modify the net(KBC\_BL\_ON\_IN)  
Page36: add R926  
Page43: delete R583,D33,U74,R340,Q34,R584  
Page43: add R930-R933,Q84,Q85,C1197  
Page43: add R927-R929,Q8-Q83  
Page43: delete R591-R595  
Page48: modify these nets(DGPU\_PWROK,9025\_POK)

## 1029

Page6: delete R364,R612 and add RN127,R946  
Page16: delete C331,C338  
Page17: delete C348,C340,C350,C342  
Page18: modify these nets  
Page19: add EC99,EC100  
Page24: add EC101,EC102  
Page25: add L82,R924,R925,R939,EC103  
Page35: delete D17,D18,U39,U43,R298,R322,R330,R338,R337,C646,C656  
Page35: delete U38,R321,R308,R309,R314,C645  
Page36: add R945,RN126  
Page43: delete U44,R342,C675  
Page47: modify the net  
Page48: modify R582 and add R938  
Page50: add D48  
Page53: add R940-R943  
Page61: add R944,Q86

## 1030

Page3: modify these nets  
Page8: modify these nets  
Page11: modify the net  
Page12: add R949  
Page14: delete C760,C721,C805,C800,C769,L64 and add R948  
Page18: modify these nets  
Page30: add R950-R953 and modify EC24,EC51  
Page57: swap these nets  
Page58: swap these nets  
Page59: swap these nets  
Page60: swap these nets

## 1102

Page3: swap these nets  
Page6: swap these nets  
Page12: swap these nets  
Page13: swap these nets  
Page18: swap these nets  
Page25: modify USB\_CN1  
Page30: modify these names of these nets

## 1103

Page3: modify X5,C508,C509  
Page11: modify R164  
Page14: modify L51,L59  
Page21: modify these names of nets  
Page21: add RN8,RN13,RN15,RN19  
Page36: add the net(A\_MIC\_SUPPORT#)

## 1104

Page6: delete TP246-255 and add HDT1  
Page9: modify the value of RN11  
Page24: add AFTP (TP256-TP258)  
Page24: add AFTP (TP259-TP263)  
Page25: add AFTP (TP264-TP280)  
Page35: add AFTP (TP281,TP282)  
Page36: add AFTP (TP283-TP307)  
Page38: add AFTP (TP308-TP312)  
Page40: add AFTP (TP313-TP319)  
Page56: modify these values of R724,R725

## 1105

Page3: delete R191-R194,R198-R200,R204-R206  
Page3: delete R214,R213,R187-R190,R220,R222  
Page3: add RN128-RN136  
Page3: modify R215,R197,R238,R229  
Page6: delete R104,R105,R108,R110  
Page6: add RN137,RN138,R954  
Page6: modify R366  
Page6: modify Q8,R81,R375,C205  
Page8: delete TP16,TP17,TP20,TP21  
Page9: add R955,R956 and modify R29  
Page11: delete R144,R141,R137,R138  
Page12: add the net(SUS\_STAT#) and R957  
Page12: modify these nets  
Page21: swap these nets  
Page28: modify C713,R634 and delete R626  
Page33: modify these nets  
Page33: modify R879

## 1106

Page3: modify these values of R169,R170  
Page12: add R957,R958  
Page12: add these nets (USB\_OC#0,USB\_OC#2,USB\_OC#3)  
Page16: modify R880-R883,ADM1  
Page17: modify R888,R890,ADM2  
Page21: add R959  
Page35: modify FAN1  
Page35: modify PWR\_CN1  
Page35: modify ATPCN1  
Page36: swap these nets (KBRCIN#,KA20GATE)  
Page37: swap RN94  
Page44: swap RN45  
Page51: add EC104-EC112 for EMI demand

## 1107

Page3: swap RN129,RN130,RN132  
Page6: swap RN137  
Page51: add EC104-EC112 for EMI demand

## 1109

Page45: modify the value of R448 to 64.15035.6DL for Power team demand  
Page45: modify R462,R470 for Power team demand  
Page46: modify L25 for Power team demand  
Page48: modify C1032,C1194

## 1110

Page5: swap RN48  
Page7: add C1200-C1207  
Page11: add R960,R961  
Page25: modify USB1  
Page43: add TC55,TC56  
Page52: add R962

## 1111

Page11: add R965  
Page21: modify HDM11  
Page28: add R626  
Page33: delete C550,C549 and add R963  
Page36: delete RN121 and add R964  
Page45: modify TC39,TC40  
Page48: add R966,Q87,C1208,R967,R968,Q88

## 1112

Page13: modify the net  
Page48: delete R968,Q88  
Page48: modify R819,R820,R966  
Page48: modify the net

## 1113

Page3: delete R170,EC50  
Page25: delete R939,TP272,EC103  
Page46: modify TC43  
Page48: add R969  
Page53: add R968  
Page53: delete TP103,TP122,TP160,TP178  
Page53: delete these TP (TP157,TP145...) )  
Page54: delete TP3-TP9

## 1117 (Rename)

Page18: swap these nets  
Page22: delete D29-D31,D33  
Page36: modify RN31  
Page61: delete G24-G29  
Page61: modify the net

## 1118

Page14: add R620 and modify R184  
Page15: modify R412,R411  
Page36: swap AKB1 pin1-pin26

JE70-DN

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File		<b>HISTORY(1/2)</b>		Rev
Size	Document Number	<b>JE70-DN</b>		<b>SB</b>
K2		Date: Thursday, November 19, 2009		Sheet 62 of 63

SA to SB

1120

Page19: modify these nets

Page48: modify the net(9025\_EN)

1124

Page38: modify ATPCN1

1126

Page25: modify these nets

Page36: add TP174

JE70-DN

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**HISTORY(2/2)**

Size

A2

Document Number

**JE70-DN**

Rev

**SB**

Date: Friday, December 25, 2009

Sheet

63

of

63

[www.s-manuals.com](http://www.s-manuals.com)