

Compal Confidential

P7YE5/S5 Schematics Document

AMD Sabine

APU Llano / Hudson M2 / Vancouver Whistler_Seymour

DIS only / UMA only / PX Muxless with BACO

2011-02-18

LA-6991P REV: 0.2



PCB

Part Number = DA8000N100



X76

Part Number = X76264BOL81

SEYSAM1G@



X76

Part Number = X76264BOL82

SEYHYN1G@



X76

Part Number = X76264BOL55

WHISAM1G@



X76

Part Number = X76264BOL60

WHIHYN1G@



X76

Part Number = X76264BOL61

SAM2G@



X76

Part Number = X76264BOL62


HYN2G@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019BN	A
				Date: Thursday, February 24, 2011	Sheet 1 of 50

Compal Confidential


Model Name : P5WS5

Sabine




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019BN
				Rev A
Date: Thursday, February 24, 2011				Sheet 2 of 50

CLOCK DISTRIBUTION



DISPLAY DISTRIBUTION



Security Classification	Compal Secret Data		Title	SCHEMATIC MB A6991	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	4019BN
				Date:	Thursday, February 24, 2011
				Sheet	3 of 50
				Rev	A

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+CPU_CORE_1	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF
+1.0VSG	1.0V switched power rail for VGA	ON	OFF	OFF
+1.1ALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VSG	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	SB-TSI	1001 100X b	98H
			GMT G781-1 (GPU)	1001 101X b	9AH
			CAT24C64WJ (RTD2136S)	1010 100X b	A8H
			VGA-TSI	1000 001X b	82H

FCH SM Bus 0 address

Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1001 000Xb	90			
DDR DIMM2	1001 010Xb	94			

FCH SM Bus 1 address

Device	Address	HEX	Device	Address	HEX

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	1.8K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BTO Option Table

BOM Structure	BTO Item
UMA@	Display from UMA (PX4.0 or UMA only)
VGA@	Have VGA chip (Discrete only or PX4.0)
DISO@	Display from VGA (Discrete only)
SEYM@	Use Seymour (Discrete only and PX4.0)
WHI@	Use Whistler (Discrete only and PX4.0)
GRAN@	Use Granville (Discrete only and PX4.0)
VAN@	Use Vancouver VGA (Discrete only and PX4.0)
RT@	Use translator RTD2136S
ANX@	Use translator ANX3110
M2@	Use Hudson-M2
M3@	Use Hudson-M3
930@	Use KB930
9012@	Use KB9012
128@	Use VRAM channel A
PX@	PX4.0
BACO@	Use BACO
NOBACO@	No use BACO
APULVDS@	UMA LVDS path
APUEDP@	UMA eDP path
VGALVDS@	VGA LVDS path
VGAEDP@	VGA eDP path
EDP@	eDP path
JE@	ACER
SJV@	PB and GW
NOGRAN@	No Use Granville

BOM Config

EVT

UMA only:

UMA@, RT@, ANX@, M3@, 930@, APULVDS@, JE@

DISO only:

VGA@, DISO@, VGALVDS@, SEYM@ or WHI@, VAN@, 128@(With WHI@), NOGRAN@, NOBACO@, M3@, 930@, JE@

PX

UMA@, VGA@, PX@, SEYM@ or WHI@, VAN@, 128@(With WHI@), NOGRAN@, RT@, ANX@, APULVDS@, BACO@, M3@, 930@, JE@


PROJECT ID Table

Board ID	PCB Revision
0	
1	
2	
3	
4	
5	
6	
7	

BOARD ID Table

Board ID	PCB Revision
0	
1	0.1 (EVT)
2	0.2 (DVT)
3	
4	
5	
6	
7	

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019BN
				Rev A
Date: Thursday, February 24, 2011				Sheet 4 of 50



AMD APU FS1	
0.7-1.475V	VDD CORE 54A
0.7-1.475V	VDDNB 27.5A
+2.5VS	VDDA 500mA
+1.5V	VDDIO 4.6A
+1.2VS	VDDR 6.7A

RAM DDRIII SODIMM X2	
+1.5V	VDD_MEM 4A
+0.75VS	VTT_MEM 0.5A

VGA ATI Whistler/Seymour/Granville	
0.85-1.1V	VDDC 47A
0.9-1.0V	VDDCI 4.6A
+1.0VSG	DPLL_VDDC: 125 mA SPV10: 120 mA PCI_E_VDDC: 2000 mA DP[A,E]_VDD10: 680 mA
+1.5VSG	VDDR1: 3400 mA
+1.8VSG	PLL_PVDD: 75 mA TSVDD: 20 mA AVDD: 70 mA VDD1DI: 100 mA VDD2DI: 50 mA A2VDDQ: 1.5 mA VDD_CT: 110 mA VDDR4: 170 mA PCI_E_PVDD: 40 mA MPV18: 150 mA SPV18: 75 mA PCI_E_VDDR: 400 mA DP[A,F]_VDD18: 320 mA DP[A,F]_PVDD: 120 mA
+3VSG	A2VDB: 130 mA VDDR3: 60 mA

VRAM 512/1GB/2GB 64M / 128Mx16 * 4 / 8	
+1.5VSG	2.4 A

FCH AMD Hudson M2/M3	
+1.1VS	VDDPL_11_DAC: 7 mA VDDAN_11_ML: 226 mA VDDCR_11: 1007 mA VDDAN_11_CLK: 340 mA VDDAN_11_PCIE: 1088 mA VDDAN_11_SATA: 1337 mA
+1.1VALW	VDDAN_11_USB_S: 140 mA VDDCR_11_USB_S: 197 mA VDDAN_11_SSUSB_S: 282 mA VDDCR_11_SSUSB_S: 424 mA VDDCR_11_S: 187 mA VDDPL_11_SYS: 70 mA
+3VS	VDDIO_33_PCIGP: 131 mA VDDPL_33_SYS: 47 mA VDDPL_33_DAC: 20 mA VDDPL_33_ML: 20 mA VDDAN_33_DAC: 200 mA VDDPL_33_PCIE: 43 mA VDDPL_33_SATA: 93 mA VDDIO_AZ_S: 26 mA
+3VALW	VDDPL_33_SSUSB_S: 20 mA VDDPL_33_USB_S: 17 mA VDDAN_33_USB_S: 658 mA VDDIO_33_S: 59 mA VDDXL_33_S: 5 mA VDDAN_33_HWM: 12 mA
GND	VDDIO_33_GBE_S VDDCR_11_GBE_S VDDIO_GBE_S
RTC BAT	VDDBT_RTC_G

<13> PCIE_GTX_C_FRX_P0[0..15] <13>
 <13> PCIE_GTX_C_FRX_N0[0..15] <13>

PCIE_FTX_C_GRX_P0[0..15] <13>
 PCIE_FTX_C_GRX_N0[0..15] <13>


APU To HDMI

PCIE_FTX_GRX_P[12..15] <24>
 PCIE_FTX_GRX_N[12..15] <24>

JCPU1A		CONN@	
PCI EXPRESS			
PCIE_GTX_C_FRX_P0 A68	P_GFX_RXP0	AA2 PCIE_FTX_GRX_P0 C917 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P0
PCIE_GTX_C_FRX_N0 AA9	P_GFX_RXN0	AA3 PCIE_FTX_GRX_N0 C918 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N0
PCIE_GTX_C_FRX_P1 Y7	P_GFX_RXP1	Y2 PCIE_FTX_GRX_P1 C919 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P1
PCIE_GTX_C_FRX_N1 Y8	P_GFX_RXN1	Y1 PCIE_FTX_GRX_N1 C920 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N1
PCIE_GTX_C_FRX_P2 W5	P_GFX_RXP2	Y4 PCIE_FTX_GRX_P2 C921 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P2
PCIE_GTX_C_FRX_N2 W6	P_GFX_RXN2	Y5 PCIE_FTX_GRX_N2 C922 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N2
PCIE_GTX_C_FRX_P3 W8	P_GFX_RXP3	W2 PCIE_FTX_GRX_P3 C923 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P3
PCIE_GTX_C_FRX_N3 W9	P_GFX_RXN3	W3 PCIE_FTX_GRX_N3 C924 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N3
PCIE_GTX_C_FRX_P4 V7	P_GFX_RXP4	V2 PCIE_FTX_GRX_P4 C925 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P4
PCIE_GTX_C_FRX_N4 V8	P_GFX_RXN4	V4 PCIE_FTX_GRX_N4 C926 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N4
PCIE_GTX_C_FRX_P5 U8	P_GFX_RXP5	V4 PCIE_FTX_GRX_P5 C927 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P5
PCIE_GTX_C_FRX_N5 U8	P_GFX_RXN5	V5 PCIE_FTX_GRX_N5 C928 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N5
PCIE_GTX_C_FRX_P6 U8	P_GFX_RXP6	U2 PCIE_FTX_GRX_P6 C929 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P6
PCIE_GTX_C_FRX_N6 U9	P_GFX_RXN6	U3 PCIE_FTX_GRX_N6 C930 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N6
PCIE_GTX_C_FRX_P7 T7	P_GFX_RXP7	T2 PCIE_FTX_GRX_P7 C931 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P7
PCIE_GTX_C_FRX_N7 T8	P_GFX_RXN7	T1 PCIE_FTX_GRX_N7 C932 VGA@1	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N7
PCIE_GTX_C_FRX_P8 R8	P_GFX_RXP8	T4 PCIE_FTX_GRX_P8 C933 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P8
PCIE_GTX_C_FRX_N8 R6	P_GFX_RXN8	T5 PCIE_FTX_GRX_N8 C934 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N8
PCIE_GTX_C_FRX_P9 R8	P_GFX_RXP9	R2 PCIE_FTX_GRX_P9 C936 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P9
PCIE_GTX_C_FRX_N9 R9	P_GFX_RXN9	R3 PCIE_FTX_GRX_N9 C937 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N9
PCIE_GTX_C_FRX_P10 P7	P_GFX_RXP10	P2 PCIE_FTX_GRX_P10 C938 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P10
PCIE_GTX_C_FRX_N10 P8	P_GFX_RXN10	P1 PCIE_FTX_GRX_N10 C939 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N10
PCIE_GTX_C_FRX_P11 N6	P_GFX_RXP11	P4 PCIE_FTX_GRX_P11 C940 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P11
PCIE_GTX_C_FRX_N11 N6	P_GFX_RXN11	P5 PCIE_FTX_GRX_N11 C941 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N11
PCIE_GTX_C_FRX_P12 N8	P_GFX_RXP12	N2 PCIE_FTX_GRX_P12 C942 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P12
PCIE_GTX_C_FRX_N12 N9	P_GFX_RXN12	N3 PCIE_FTX_GRX_N12 C943 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N12
PCIE_GTX_C_FRX_P13 M7	P_GFX_RXP13	M2 PCIE_FTX_GRX_P13 C944 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P13
PCIE_GTX_C_FRX_N13 M8	P_GFX_RXN13	M1 PCIE_FTX_GRX_N13 C945 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N13
PCIE_GTX_C_FRX_P14 L5	P_GFX_RXP14	M4 PCIE_FTX_GRX_P14 C946 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P14
PCIE_GTX_C_FRX_N14 L6	P_GFX_RXN14	M5 PCIE_FTX_GRX_N14 C947 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N14
PCIE_GTX_C_FRX_P15 L8	P_GFX_RXP15	L2 PCIE_FTX_GRX_P15 C948 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P15
PCIE_GTX_C_FRX_N15 L9	P_GFX_RXN15	L3 PCIE_FTX_GRX_N15 C949 DISO@	2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N15


To VGA

To HDMI
 CLK





<34> PCIE_DTX_C_FRX_P0 AC5	P_GPP_RXP0	AD4 PCIE_FTX_DRX_P0 C950	1 2 0.1U_0402_16V7K PCIE_FTX_C_DRX_P0 <34>	GLAN
<34> PCIE_DTX_C_FRX_N0 AC6	P_GPP_RXN0	AD5 PCIE_FTX_DRX_N0 C951	1 2 0.1U_0402_16V7K PCIE_FTX_C_DRX_N0 <34>	GLAN
<33> PCIE_DTX_C_FRX_P1 AC8	P_GPP_RXP1	AC2 PCIE_FTX_DRX_P1 C952	1 2 0.1U_0402_16V7K PCIE_FTX_C_DRX_P1 <33>	WLAN
<33> PCIE_DTX_C_FRX_N1 AC9	P_GPP_RXN1	AC3 PCIE_FTX_DRX_N1 C953	1 2 0.1U_0402_16V7K PCIE_FTX_C_DRX_N1 <33>	WLAN
<33> PCIE_DTX_C_FRX_P2 AB7	P_GPP_RXP2	AB2 PCIE_FTX_DRX_P2 C954	1 2 0.1U_0402_16V7K PCIE_FTX_C_DRX_P2 <33>	Option Mini2
<33> PCIE_DTX_C_FRX_N2 AB8	P_GPP_RXN2	AB1 PCIE_FTX_DRX_N2 C955	1 2 0.1U_0402_16V7K PCIE_FTX_C_DRX_N2 <33>	Option Mini2
AA5	P_GPP_RXP3	AB4	PCIE_FTX_C_DRX_P3 <33>	
AA6	P_GPP_RXN3	AB5	PCIE_FTX_C_DRX_N3 <33>	




<26> UMI_MTX_C_FRX_P0 AF8	P_UMI_RXP0	AF1 UMI_FTX_MRX_P0 C956	1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_P0 <26>
<26> UMI_MTX_C_FRX_N0 AE7	P_UMI_RXN0	AF2 UMI_FTX_MRX_N0 C957	1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_N0 <26>
<26> UMI_MTX_C_FRX_P1 AE6	P_UMI_RXP1	AE5 UMI_FTX_MRX_P1 C958	1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_P1 <26>
<26> UMI_MTX_C_FRX_N1 AE5	P_UMI_RXN1	AF4 UMI_FTX_MRX_N1 C959	1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_N1 <26>
<26> UMI_MTX_C_FRX_P2 AE9	P_UMI_RXP2	AE3 UMI_FTX_MRX_P2 C960	1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_P2 <26>
<26> UMI_MTX_C_FRX_N2 AE8	P_UMI_RXN2	AE2 UMI_FTX_MRX_N2 C961	1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_N2 <26>
<26> UMI_MTX_C_FRX_P3 AD8	P_UMI_RXP3	AD1 UMI_FTX_MRX_P3 C962	1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_P3 <26>
<26> UMI_MTX_C_FRX_N3 AD7	P_UMI_RXN3	AD2 UMI_FTX_MRX_N3 C963	1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_N3 <26>



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019BN
Date:	Thursday, February 24, 2011	Sheet	6	of 50




Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Rev	1	Document Number	4019BN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.							
Date:	Thursday, February 24, 2011	Sheet	7	of	50	Rev	A






Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	SCHEMATIC MB A6991	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019BN	A
				Date:	Thursday, February 24, 2011
				Sheet	8 of 50

Power Name	Consumption
VDD +CPU_CORE	54A
VDDNB +CPU_CORE_NB	27.5A
VDDIO +1.5V	4.6A
VDDP / VDDR +1.2VS	3A / 3.7A
VDDA +2.5VS	0.5A


CORE_NB CPU_CORE
 330uF X 2 330uF X 4
 22uF X 4 22uF X 11



CPU BOTTOM SIDE DECOUPLING



Keep trace from resistor to APU within 0.6"
 Keep trace from Caps to APU within 1.2"




Demo Board Capacitor (include PWM side)						
CPU_CORE	CORE_NB	VDDIO_SUS	VDDIO_SUS	VDDP/R_PWM	VDDP	VDDR
470uF x 6	470uF x 4 (CPU side)	(DIMM x2)	470uF x 2	10uF x 3	4.7uF x 4	
22uF x 9	22uF x 6	680uF x 1	100uF x 4	0.22uF x 2	0.22uF x 4	
0.22uF x 2	0.22uF x 2	330uF x 1	0.1uF	180pF x 2	1nF x 4	
180uF x 2	180uF x 3	22uF x 3		4.7uF x 4	180pF x 4	
10nF x 3		0.22uF x 6		180pF x 4		

HPD


Translator and eDP HPD

From Translator or Conn




CRT HPD

From FCH




HDMI HPD


From HDMI Conn




Panel ENBKL








Panel ENVDD



Panel PWM







Security Classification	Compal Secret Data			Title	SCHEMATIC MB A6991	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Revision	Customer	Rev A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BN	
				Date	Thursday, February 24, 2011	Sheet 10 of 50



DIMM_A STD H:8mm Change to SUYIN
<Address: 00>
SP0700N500


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev	A	Document Number	4019BN	Date:	Thursday, February 24, 2011
Sheet	11	of	50		



DIMM_B STD H:4mm
 <Address: 01>
 P/N: SP07000H800
 F/P: FOX_AS0A626-U4SN-7F_204P

Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019BN
				Rev A
Date: Thursday, February 24, 2011				Sheet 12 of 50

GFX PCIE LANE REVERSAL



U8 WHI@

216-0810005 A11

WHISTLER PRO M2 A11:

SA00004C720(S IC 216-0810005 A11 WHISTLER PRO FCBGA 962P ABO !)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	4019BN
				Date	Thursday, February 24, 2011
				Sheet	13 of 50

Strap Name		Pin Straps description <all internal PD>	Setting
VIP_DEVICE_EN	V2SYNC (GENLK_VSYNC)	VIP Device Strap Enable indicates to the software driver (Internal PD) 0: Driver would ignore the value sampled on VHAD_0 during reset 1: VHAD_0 to determine whether or not a VIP slave device	0
VGA_DIS	GPI09	VGA Disable determines (Internal PD) 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRNS_ENB	GPI00	Transmitter Power Saving Enable (Internal PD) 0: 50% Tx output swing 1: full Tx output swing	1
TX_DEEMPH_EN	GPI01	PCI Express Transmitter De-emphasis Enable (Internal PD) 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
CONFIG[2]	GPI013	GPI013[2:1] (config 2,1,0) : (Internal PD) a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. memory apertures CONFIG[3:0] 128 MB 000	001
CONFIG[1]	GPI012	b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. 256 MB 001 * 64 MB 010	
CONFIG[0]	GPI011		
BIOS_ROM_EN	GPI022	Enable external BIOS ROM device (Internal PD) 0: Diabie, 1: Enable	0
AUD[1]	HSYNC	00: No audio function; 01: Audio for DisplayPort and HDMI if adapter is detected; 10: Audio for DisplayPort and HDMI 11: Audio for both DisplayPort and HDMI	11
AUD[0]	VSYNC		
BIF_GEN2_EN	GPI02	0: Advertises the PCIe device as 2.5 GT/s capable at power-on 1: Advertises the PCIe device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
RESERVED	HSYNC (GENLK_CLK) GPI08 GPI021	Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	DNI

Don't have this strap on Whistler and Seymour





NC on Park, Robson and Seymour
NC on Park, Robson


NC on Park, Robson and Seymour

Global Swap Lock on Multiple GPUs

SEYMOUR-XT						
ID3-0	Vendor	Size	Freq	P/N	Description	Quality
0000						
0001						
0010	SAM	C-die 128*16	933MHz	SA000047Q20	K4W2G1646C-HC11	V
0011	SAM	C-die 64*16	800MHz	SA00004G510	K4W1G1646E-BC11	V
0100	SAM	E-die 64*16	800MHz	SA000035720	K4W1G1646E-HC12	V
0101	SAM	C-die 128*16	800MHz	SA00005M360	K4W2G1646C-HC12	V
0110						
0111						
1000						
1001						
1010	HYN	Vega-die 64*16	800MHz	SA0000324G0	H5TQ1G63BFR-12C	V
1100	HYN	Orion-die 64*16	800MHz	SA000032420	H5TQ1G63BFR-12C	V
1101	HYN	Vega-die 128*16	800MHz	SA00003V510	H5TQ2G63BFR-12C	V
1110	HYN	Vega-die 64*16	800MHz	SA000041S40	H5TQ1G63BFR-11C	V
1111	HYN	Vega-die 128*16	800MHz	SA00003Y020	H5TQ2G63BFR-11C	V

WHISTLER-PRO						
ID3-0	Vendor	Size	Freq	P/N	Description	Quality
0000						
0001	SAM	E-die 64*16	800MHz	SA000035720	K4W1G1646E-HC12	V
0010	SAM	C-die 128*16	800MHz	SA00005M360	K4W2G1646C-HC12	V
0011	SAM	G-die 64*16	933MHz	SA00004G510	K4W1G1646G-BC11	V
0100						
0101						
0110						
0111						
1000	HYN	Orion-die 64*16	800MHz	SA000032420	H5TQ1G63BFR-12C	V
1001	HYN	Vega-die 128*16	800MHz	SA00003V510	H5TQ2G63BFR-12C	V
1010	HYN	Vega-die 64*16	800MHz	SA000041S40	H5TQ1G63BFR-11C	V
1011	HYN	Vega-die 64*16	800MHz	SA0000324G0	H5TQ1G63BFR-12C	V
1100	HYN	Vega-die 128*16	800MHz	SA00003Y020	H5TQ2G63BFR-11C	V
1101						
1110						
1111						





MEMORY INTERFACE A

MEMORY INTERFACE B

2160809000A11SEYMOU_FCBGA962 SEYM@



2160809000A11SEYMOU_FCBGA962 SEYM@

Place all these components very close to GPU (Within 5mm) and keep all component close to each other (within 5mm) except Rser2

Note:
route 50ohms single-ended and 100ohms diff and keep short REF137-03 suggest


Park & Seymour is single channel for memory (channel B only)

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019BN
Date: Thursday, February 24, 2011				Rev A
Sheet 15 of 50				




Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	SCHEMATIC MB A6991	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
	4019BN	Thursday, February 24, 2011		16	A

U8F



GND

PX_EN
 SBIOS will control VGA power on/off.
 High :BACO mode enable
 LOWLBACO disable




Park/Madison :AL21:left NC

Seymour/Whistler:
 AL21:PX_EN
 use to control discrete GPU regulators
 for power express BACO mode
 Support BACO:
 output High3.3V:turn off regulators (BACO mode on)
 output Low0V:turn on regulators (BACO mode off)
 need PD resistor
 No support BACO:
 left NC


DPA_VDD18,DPAB_PVDD,DPB_VDD18,DPB_PVDD
 can combian to DPAB_VDD18
 DPC_VDD18,DPC_PVDD,DPD_VDD18,DPD_PVDD
 can combian to DPCD_VDD18
 (DPD_VDD18,DPD_PVDD not applicable on Robson/Park)
 DPE_VDD18,DPE_PVDD,DPF_VDD18,DPF_PVDD
 can combian to DPEF_VDD18


DPx-VSSR,DPx_PVSS can combian to DP_VSSR
 (Manhattann should have individual GND)
 where x is A,B,C,D,E,F

Seymour/Whistler:
 DPA_VDD10,DPB_VDD10
 can combian to DPAB_VDD10
 DPC_VDD10,DPD_VDD10
 can combian to DPCD_VDD10
 DPE_VDD10,DPD_VDD10
 can combian to DPEF_VDD10




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title
				SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJOO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019BN
				Rev A
				Date: Thursday, February 24, 2011 Sheet 17 of 50







Pull high for Madison and Park...



Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A6991 Document Number 4019BN
Date:	Thursday, February 24, 2011	Sheet	19	of 50



VGA Muxless and Dis only Status Mapping table


	Dis only	Muxless High performance GPU	Muxless Power-saving GPU
VGA_PWR_ON	1	1	0
1.5_VDDC_PWREN	1	1	0
+3.3VSG	ON	ON	OFF
+1.8VSG	ON	ON	OFF
+1.0VSG	ON	ON	OFF
+VGA_CORE	ON	ON	OFF
+1.5VSG	ON	ON	OFF
+BIF_VDDC	+VGA_CORE	+VGA_CORE	OFF

VGA Muxless with BACO Status Mapping table



	Normal mode	BACO mode
PX_EN	0	1
1.5_VDDC_PWREN	1	0
VDDC_EN	1	0
1.0_EN	0	1
+3.3VSG	ON	ON
+1.8VSG	ON	ON
+1.0VSG	ON	ON
+VGA_CORE	ON	OFF
+1.5VSG	ON	OFF
+BIF_VDDC	+VGA_CORE	+1.0VSG

VGA Power Enable Signal Mapping table

	Graville	Whistler and Seymour
VGA_PWR_ON source signal	INT_VGAPWR_ON	VGA_ON
+3.3VSG	VGA_PWR_ON	SUSP#
+1.8VSG	VGA_PWR_ON	VGA_PWR_ON
+1.0VSG	VGA_PWR_ON	VGA_PWR_ON
+VDDCI	VGA_PWR_ON	Combine with +VGA_CORE
+VGA_CORE	VGA_PWR_ON	1.5_VDDC_PWREN
+1.5VSG	VGA_PWR_ON	1.5_VDDC_PWREN



VGA Power ON Circuit









Security Classification	Compal Secret Data	
Issued Date	2010/12/30	Deciphered Date
		2012/01/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title	SCHEMATIC MB A6991	
Customer Number	4019BN	
Date:	Thursday, February 24, 2011	Sheet 20 of 50

Power Consumption:

- Pin 5 (DPV33) < 20mA
- Pin 11 (DPV12) < 100mA
- Pin 15 (SWR_VCKK) < 100mA (layout trace > 60 mil)
- Pin 17 (SWR_LX) < 600mA (layout trace > 60 mil)
- Pin 18 (SWR_VDD) < 200mA (layout trace > 40 mil)
- Pin 22 (PVCC) < 50 mA
- Pin 43 (VCKK) < 50mA




To Travis (place these resistors near PS8615's pins)

Use common via






DP0_TXP0_C	R1274	1	2	APUEDP@	0.0402 5%	DP0_TXP0_R
DP0_TXN0_C	R1275	1	2	APUEDP@	0.0402 5%	DP0_TXN0_R
DP0_TXP1_C	R1276	1	2	APUEDP@	0.0402 5%	DP0_TXP1_R
DP0_TXN1_C	R1277	1	2	APUEDP@	0.0402 5%	DP0_TXN1_R
DP0_AUXP_C	R1278	1	2	APUEDP@	0.0402 5%	DP0_AUXP_R
DP0_AUXN_C	R1279	1	2	APUEDP@	0.0402 5%	DP0_AUXN_R
DP0_AUXN_C	R1280	1	2	ANX@	0.0402 5%	DP0_AUXN_ANX <22>
DP0_AUXP_C	R1281	1	2	ANX@	0.0402 5%	DP0_AUXP_ANX <22>
DP0_TXP0_C	R1282	1	2	ANX@	0.0402 5%	DP0_TXP0_ANX <22>
DP0_TXN0_C	R1283	1	2	ANX@	0.0402 5%	DP0_TXN0_ANX <22>
DP0_TXP1_C	R1284	1	2	ANX@	0.0402 5%	DP0_TXP1_ANX <22>
DP0_TXN1_C	R1285	1	2	ANX@	0.0402 5%	DP0_TXN1_ANX <22>

Use common via



DP0_TXP0_R	0.0402 5%	2	1	R1316 APUEDP@	APU_TXOUT2+
DP0_TXN0_R	0.0402 5%	2	1	R1320 APUEDP@	APU_TXOUT2-
DP0_TXP1_R	0.0402 5%	2	1	R1322 APUEDP@	APU_TXOUT1+
DP0_TXN1_R	0.0402 5%	2	1	R1416 APUEDP@	APU_TXOUT1-
DP0_AUXP_R	0.0402 5%	2	1	R1535 APUEDP@	APU_LVDS_CLK
DP0_AUXN_R	0.0402 5%	2	1	R1536 APUEDP@	APU_LVDS_DAT
<22> ANX_LVDS_CLK	0.0402 5%	2	1	R1294 ANX@	APU_LVDS_CLK
<22> ANX_LVDS_DAT	0.0402 5%	2	1	R1295 ANX@	APU_LVDS_DAT
<22> ANX_TXOUT2+	0.0402 5%	2	1	R1296 ANX@	APU_TXOUT2+
<22> ANX_TXOUT2-	0.0402 5%	2	1	R1297 ANX@	APU_TXOUT2-
<22> ANX_TXOUT1+	0.0402 5%	2	1	R1298 ANX@	APU_TXOUT1+
<22> ANX_TXOUT1-	0.0402 5%	2	1	R1299 ANX@	APU_TXOUT1-
<22> ANX_TXOUT0+	0.0402 5%	2	1	R1300 ANX@	APU_TXOUT0+
<22> ANX_TXOUT0-	0.0402 5%	2	1	R1301 ANX@	APU_TXOUT0-
<22> ANX_TXOUT_CLK+	0.0402 5%	2	1	R1302 ANX@	APU_TXOUT_CLK+
<22> ANX_TXOUT_CLK-	0.0402 5%	2	1	R1303 ANX@	APU_TXOUT_CLK-
<22> ANX_TZOUT0+	0.0402 5%	2	1	R1304 ANX@	APU_TZOUT0+
<22> ANX_TZOUT0-	0.0402 5%	2	1	R1305 ANX@	APU_TZOUT0-
<22> ANX_TZOUT1+	0.0402 5%	2	1	R1306 ANX@	APU_TZOUT1+
<22> ANX_TZOUT1-	0.0402 5%	2	1	R1307 ANX@	APU_TZOUT1-
<22> ANX_TZOUT2+	0.0402 5%	2	1	R1308 ANX@	APU_TZOUT2+
<22> ANX_TZOUT2-	0.0402 5%	2	1	R1309 ANX@	APU_TZOUT2-
<22> ANX_TZOUT_CLK+	0.0402 5%	2	1	R1310 ANX@	APU_TZOUT_CLK+
<22> ANX_TZOUT_CLK-	0.0402 5%	2	1	R1311 ANX@	APU_TZOUT_CLK-




Security Classification	Compal Secret Data		Title	SCHEMATIC MB A6991	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Document Number	4019BN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Thursday, February 24, 2011	Sheet	21	of	50



PD 100K at Page 10




Place via on each trace bus and let resistor very close the via.



Security Classification	Compal Secret Data	
Issued Date	2010/12/30	Deciphered Date
		2012/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		


Title		Compal Electronics, Inc.	
Document Number		SCHEMATIC MB A6991	
Rev	Customer	Rev	A
Date:	Thursday, February 24, 2011	Sheet	22 of 50

Panel LCDVDD Control




UMA/DIS LVDS/eDP Mapping table				
	UMA	DIS	Panel	
LVDS	eDP	LVDS	eDP	Conn.
APU_TXOUT0+ APU_TXOUT0-		VGA_TXOUT0+ VGA_TXOUT0-		TXOUT0+ TXOUT0-
APU_TXOUT1+ APU_TXOUT1-	DP0_TXP1_R DP0_TXN1_L	VGA_TXOUT1+ VGA_TXOUT1-	eDP_TX1P eDP_TX1N	TXOUT1+ TXOUT1-
APU_TXOUT2+ APU_TXOUT2-	DP0_TXP0_R DP0_TXN0_L	VGA_TXOUT2+ VGA_TXOUT2-	eDP_TX0P eDP_TX0N	TXOUT2+ TXOUT2-
APU_TXOUT_CLK+ APU_TXOUT_CLK-		VGA_TXCLK+ VGA_TXCLK-		TXCLK+ TXCLK-
APU_TZOUT0+ APU_TZOUT0-		VGA_TZOUT0+ VGA_TZOUT0-		TZOUT0+ TZOUT0-
APU_TZOUT1+ APU_TZOUT1-		VGA_TZOUT1+ VGA_TZOUT1-		TZOUT1+ TZOUT1-
APU_TZOUT2+ APU_TZOUT2-		VGA_TZOUT2+ VGA_TZOUT2-		TZOUT2+ TZOUT2-
APU_TZOUT_CLK+ APU_TZOUT_CLK-		VGA_TZCLK+ VGA_TZCLK-		TZCLK+ TZCLK-
APU_LVDS_CLK APU_LVDS_DAT	DP0_AUXP_R DP0_AUXN_R	VGA_LCD_CLK VGA_LCD_DATA	eDP_AUXP eDP_AUXN	I2CC_SCL I2CC_SDA


Panel Backlight Control





LCD/LED PANEL Conn. P/N: SP010016810 F/P: IPEX_20143-040E-20F_40P




Panel PWM Control




eDP HDP for APU and VGA



VGA LVDS Output (Reserve eDP)






Translator LVDS Output





Security Classification	Compal Secret Data	
Issued Date	2010/12/30	Deciphered Date
		2012/01/01

Compal Electronics, Inc.	
Title	SCHEMATIC MB A6991
Document Number	4019BN





ACON_HMR2E-AK120D
CONN@
<P7YE0 use>
P/N: DC232000Y00
F/P: ACON_HMR2E-AK120D_19P



**UMA use 604 ohm
VGA use 499 ohm**


For UMA HDMI termination BOM option

R1399 2 UMA@1 604_0402_1%
R1400 2 UMA@1 604_0402_1%
R1401 2 UMA@1 604_0402_1%
R1402 2 UMA@1 604_0402_1%
R1404 2 UMA@1 604_0402_1%
R1405 2 UMA@1 604_0402_1%
R1406 2 UMA@1 604_0402_1%
R1408 2 UMA@1 604_0402_1%



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	4019BN
				Date:	Thursday, February 24, 2011
				Sheet	24 of 50

If happen 20m cable 水波紋 issue,
change Capacitor to 4.7pF : 6.8pF




Use common via






<28>	FCH_CRT_R	FCH_CRT_R	R1421	UMA@	1	0.0402_5%	CRT_R
<28>	FCH_CRT_G	FCH_CRT_G	R1422	UMA@	1	0.0402_5%	CRT_G
<28>	FCH_CRT_B	FCH_CRT_B	R1423	UMA@	1	0.0402_5%	CRT_B
<28>	FCH_CRT_HSYNC	FCH_CRT_HSYNC	R1424	UMA@	1	0.0402_5%	CRT_HSYNC
<28>	FCH_CRT_VSYNC	FCH_CRT_VSYNC	R1427	UMA@	1	0.0402_5%	CRT_VSYNC
<28>	FCH_CRT_DDC_SDA	FCH_CRT_DDC_SDA	R1428	UMA@	1	0.0402_5%	CRT_DATA
<28>	FCH_CRT_DDC_SCL	FCH_CRT_DDC_SCL	R1429	UMA@	1	0.0402_5%	CRT_CLK

<14>	VGA_CRT_R	VGA_CRT_R	R1430	DISO@	1	0.0402_5%	CRT_R
<14>	VGA_CRT_G	VGA_CRT_G	R1431	DISO@	1	0.0402_5%	CRT_G
<14>	VGA_CRT_B	VGA_CRT_B	R1432	DISO@	1	0.0402_5%	CRT_B
<14>	VGA_CRT_HSYNC	VGA_CRT_HSYNC	R1433	DISO@	1	0.0402_5%	CRT_HSYNC
<14>	VGA_CRT_VSYNC	VGA_CRT_VSYNC	R1434	DISO@	1	0.0402_5%	CRT_VSYNC
<14>	VGA_CRT_DATA	VGA_CRT_DATA	R1435	DISO@	1	0.0402_5%	CRT_DATA
<14>	VGA_CRT_CLK	VGA_CRT_CLK	R1436	DISO@	1	0.0402_5%	CRT_CLK




Close to Conn side



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BN
				Date:	Thursday, February 24, 2011
				Sheet	25 of 50




P/N: SP07000U00
F/P: SUYIN_060003HA002G202ZL_2P
 SUYIN_060003HA002G202ZL



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019BN Date: Thursday, February 24, 2011
				Rev A Sheet 26 of 50

PCIE_RST2 : Reset PCIE device on Hudson2



THERMTRIP:
Need level shift from +3VALW to +1.5V


SM bus 0->S0 PWR domain
SM bus 1->S5 PWR domain

VGA_PD: Support MLDAC power
save if connect


0: MLDAC power on
1: MLDAC power off

Check with SW for CARD_DET

Project SKU ID	HIGH	LOW
GPIO189	VGA *	UMA
GPIO190	PX *	NO PX
GPIO191	17* *	15*
GPIO192	Reserve	Reserve




Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				
Rev	Document Number	Date	Sheet	of
A	4019BN	Thursday, February 24, 2011	27	50



Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019BN	A
				Date: Thursday, February 24, 2011	Sheet 28 of 50

STRAP PINS


	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED




DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

PCI_AD26	PCI_AD27	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS DEFAULT




If support ML DAC power down when no VGA plug



VGA_PD: Support MLDAC power save if not connect
0: MLDAC power on
1: MLDAC power off

Check VGA_PD states
<27> VGA_PD




For FCH M2 - BOM option
 VDDAN_11_SSUSB_S / VDDCR_11_SSUSB_S
 Connected to VSS.

AMD reply:
 VDDAN_33_HWM_S: Please connect
 it to +3.3V_S5 directly if HWM is not used.


VDDIO_AZ_S should be tied to
 +3.3/1.5V_S5 rail if Wake on Ring
 is supported

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer	4019BN			Rev	A
Date:	Thursday, February 24, 2011			Sheet	30 of 50



SATA HDD1 Conn.





SATA ODD Conn.




SATA HDD2 Conn.



FAN






Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019BN
Date: Thursday, February 24, 2011				Rev A
Sheet 31 of 50				




XD	SD	MS
SP1	XD_RDY#	SD_WP
SP2	XD_RE#	SD_CLK
SP3	XD_CHE	SD_D1
SP4	XD_CLE	SD_D0
SP5	XD_ALE	MS_D3
SP6	XD_WE#	SD_CD#
SP7	XD_WP	SD_CLK
SP8	XD_D0	MS_D2
SP9	XD_D1	MS_D0
SP10	XD_D2	SD_CMD
SP11	XD_D3	MS_D1
SP12	XD_D4	SD_D3
SP13	XD_D5	SD_D2
SP14	XD_D6	MS_BS
SP14	XD_D7	

Share Pin




close to connector




Mini-Express Card for WLAN

Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)




P/N: SP01000P700
F/P: ACES_88914-5204_52P




- Note:
- FCH_SCLK0 and FCH_SDAT0 route as daisy chain. From FCH->JMINI2->DDR SOCKET->JMINI1
 - E51RXD_P80CLK and E51TXD_P80DATA route as daisy chain. From EC->JMINI2->JMINI1

Height : 8mm

<P7WE0 use>



P/N: SP01000P700
F/P: ACES_88914-5204_52P





Height : 8mm

<P7WE0 use>


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019BN
				Rev A
				Date: Thursday, February 24, 2011 Sheet 33 of 50

30 Pin USB/B Conn.




When use FPC, these four resistors not pop.



12 Pin USB/B Conn.




Bluetooth Conn.




On Board USB3.0 Conn.




LAN/B Conn.





For USB3.0 ESD diode




For USB2.0 ESD diode



















9012@ U72
KBC9012
Part Number = SA00004OB00




Analog Board ID definition





Analog Project ID definition



TP Conn.







BIOS ROM




LED Status	Power/SUS		Battery		3G/WLAN		BlueTooth	ACIN
	ON	SUS	Full	Charge	3G	WLAN		
P7YE/S3	Blue	Amber	Blue	Amber	Blue	Amber		








KB Conn.








Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019BN
				Rev A
Date: Thursday, February 24, 2011				Sheet 36 of 50



HD Audio Codec




Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/30	Deciphered Date	2010/08/04	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BN
				Date:	Thursday, February 24, 2011
				Sheet	37 of 50
				Rev	A
SCHEMATIC MB A6991					








VGA Power














+1.5V to +1.5VSG



+3VS to +3VSG



Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/30	Deciphered Date	2012/01/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019BN	A
				Date: Thursday, February 24, 2011	Sheet 38 of 50




When use Granville, short PJ24

Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/30	Deciphered Date	2011/07/13	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A6991 Document Number 4019BN Date: Thursday, February 24, 2011 Sheet 39 of 50
				Rev A

Iada=0~4.74A(90W/19V=4.736A)

CP = 85%*Iada ; CP = 4.07A

ADP_I = 19.9*Iadapter*Rsense




CP mode
 $I_{input} = (1/0.02) (0.05 * V_{ac1m} / 2.39 + 0.05)$
 where $V_{ac1m} = 1.502V$, $I_{input} = 4.07A$

BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V

CC=0.6~4.48A
 $I_{REF} = 0.7224 * I_{charge}$
 $I_{REF} = 0.43V \sim 3.24V$

K1
 $V_{chlim} = I_{ref} * (PR39 / (PR36 + PR39))$
 $= I_{ref} * (100K / (80.6K + 100K))$
 $= I_{ref} * 0.5537$
 $I_{charge} = (165mV / PR369) * (V_{chlim} / 3.3V)$
 $= (165m / 20m) * (1 / 3.3V) * I_{ref} * 0.5537$
 $= 1.3842 * I_{ref}$
 $I_{ref} = 0.7224 * I_{charge} \Rightarrow K1 = 0.7224$

Kv
 $R_{internal} = 514K$, $R_{ec} = 3K$, $R1 = PR44 = 15.4K$, $R2 = PR45 = 31.6K$
 $R = 514K // 31.6K // (15.4K + 3K) = 11.372K$
 $r = 514K // 514K // 31.6K = 28.14K$
 $V_{cell} = 0.175 * V_{adj} + 3.99V$
 $4.2V = 0.175 * V_{adj} + 3.99V \Rightarrow V_{adj} = 1.2V$
 $V_{adj} = V_{ref} * (R / (R + 514K)) + CALIBRATE * (r / (r + 514K))$
 $1.1483 = CALIBRATE * 0.6046 \Rightarrow CALIBRATE = 1.899$
 $1.899 = (4.2 - (V_{cell} + A * 0.175)) * Kv = (4.2 - (4.2 + A * 0.175)) * Kv$
 $A = V_{ref} * (R / (R + 514K)) = 0.052$
 $Kv = 9.451$



Typ: 175mA +3VLP

VFB=2.0V

Rds=14.5m/17.9mOHM

Rds=14.5m/17.9mOHM

Typ: 175mA

<8,35,42> MAINPWON

<40> ACPRN




<35,36> EC_ON

+3.3VALWP
 Ipeak=7A ; 1.2Ipeak=8.4A; Imax=4.9A
 f=375KHz, L=4.7UH
 Rds(on)=15-18m ohm
 $1/2\Delta I = 1/2 * (19-3) * (3/19) / (375KHz * 4.7UH) = 0.716A$
 $Vlimit = 10 * 10^{-6} * 110Kohm / 10 = 0.14V$
 $Ilimit = 0.11 / (18m * 1.2) \sim 0.11 / (15m) = 6.34A \sim 9.13A$
 $Iocp = 8.10A \sim 10.75A$




+5VALWP
 Ipeak=7A ; 1.2Ipeak=8.4A; Imax=4.9A
 f=300KHz, L=4.7UH, Rentrip=154k ohm
 Rds(on)=15-18m ohm
 $1/2\Delta I = 1/2 * (19-5) * (5/19) / (300KHz * 8.2UH) = 1.306A$
 $Vlimit = 10 * 10^{-6} * 6 * 187Kohm / 10 = 0.15V$
 $Ilimit = 0.15 / (18m * 1.2) \sim 0.15 / (15m) = 7.13 \sim 10.26A$
 $Iocp = 8.10 \sim 10.75A$

TONSEL=VREF (1) SMPS1=300KHZ (+5VALWP)
 (2) SMPS2=375KHZ (+3VALWP)


Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/30	Deciphered Date	2011/07/13	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019BN	A
				Date: Thursday, February 24, 2011	Sheet 41 of 50




Security Classification	Compal Secret Data			Title	
Issued Date	2010/12/30	Deciphered Date	2011/07/13	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019BN	A
				Date: Thursday, February 24, 2011	Sheet 42 of 50



I_{en}=10uA, V_{th}=0.3V, notice the res. and pull high voltage from HW




Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/30	Deciphered Date	2010/08/25	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A
Date:	Thursday, February 24, 2011	Sheet	44	of 50



$<V_o=1.5V> \quad V_{FB}=0.75V$
 $V_o=0.75*(1+5.9K/5.76K)=1.5V$
 $F_{sw}=335KHz$
 $C_{out} \text{ ESR}=17 \text{ mohm} \quad R_{dson(max)}=18 \text{ mohm} \quad R_{dson(typ)}=15 \text{ mohm}$
 $I_{peak}=27.7A, \quad I_{max}=19.39A, \quad I_{ocp}=13.2A$
 $\Delta I = ((19-1.5)*(1.5/19))/(L * F_{sw})=3.9A$
 $\Rightarrow 1/2 \Delta I = 1.95A$
 $V_{tripmax} = I_{ocp} * R_{dson} = 16.2 * 5.6 * 1.3 = 0.118V$
 $R_{cs} = V_{trip} / 9uA = 0.118V / 9uA = 13.1K$
 choose $R_{cs}=13K$
 $I_{ocpmax} = ((13K * 11uA) / 0.0045) + 1.95A = 32A$
 $I_{ocpmin} = ((13K * 9uA) / (0.0056 * 1.3)) + 1.95A = 18A$
 $I_{ocp} = 9.94A \sim 13.2A$

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2010/10/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A6991
Date: Thursday, February 24, 2011			Sheet 45 of 50	Rev A



Layout Note:
Place near V5FILT Pin

VFB=0.75V
 $V_o = VFB * (1 + PR151 / PR148) = 1.0V$
 $Ton = 19E-12 * Ron * ((2/3) * V_o + 150mV) / (Vin) + 50ns = 2.4E-7$
 Freq=282KHz
 Cesr=15m ohm
 Ipeak=4.60A Imax=2.70A
 $\Delta I = ((19.5 - 1.0) * (1.0 / 19.5)) / (L * Freq) = 1.48A$
 $V_{trip} = R_{trip} * I_{0uA} = 0.0866V$
 Iocp-min=4.99A
 Iocp-max=7.27A
 Iocp=4.99~7.27A

GPIO 16	Granville	
VDDCI_VID	VDDCI Voltage Level	Comment
0	1.00 V	Default
1	0.90 V	

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		Prevent ESD			Change SB000006800 to SB000009Q80	2011 02/09	DVT
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2010/10/12	SCHEMATIC MB A6991		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	Rev	
				4019BN	A	
Date: Thursday, February 24, 2011				Sheet	49	of 50

Version change list (P.I.R. List)

- 0.1->0.2
1. R1244 change to BACO@; Q136, Q139, R1262, R1259, R1260, R1261 change to @.
 2. Change TEST35 to PU (pop R558; unpopR559).
 3. EC_PME# PU (Pop R1503).
 4. Change U56 pin 42,43 to DGND.
 5. Change U6, R1537, R1538, R1539, R1540 to @.
 6. ALLOW_STOP, APU_SVC, APU_SVD PU to +1.5V (add R604, R607, R618).
 7. Reserve +1.2VS to replace U6 SW power (add R948 pad).
 8. Unpop R25, add Q145.
 9. Add component for KBC930 and KBC9012 colay:
R1518 (9012@), R1546 (@), R1547 (930@), R1548 (@), R1549 (930@), R1550 (9012@),
R1551 (@), R1552 (9012@), R1553 (9012@), R1556 (930@), R1557 (9012@),
R1558 (9012@).
 10. Add Net for KBC930 and KBC9012 colay:
9012_PH2, GPX006, GPX007, GPX010, 9012_PH1, GPXID7, +EC_VCC.
 11. Reserve R1554, R1555 for FFC USB/B.
 12. Delete RTS5209 PCIE port (del C1376, C1377, C158, C248); delete CLK req (del R55);
delete Card det (del R144).
 13. For RTS5138, add USB port 6 and one 48MHz clock from FCH.
 14. Add R88 for USB/B oc pin.
 15. Change D33 to @.
 16. Change R1529, R1530, C1682 to @.
 17. For DVT board ID, change R1475 to 18K.
 18. Change R1526 to 930@.
 19. Change C1486 to PX@.
 20. Reserve R360, R403, C1 and C26 for EMI.
 21. Del R1554, R1555 for FFC USB/B.
 22. Change mini2 USB port from port 9 to port 0 (del R1542, R1543).
 23. Change R1289, R1290 to RT@.
 24. Add C1468, C1469 on SYSON# for ESD reserve.
 25. Change R417, R148 to DISO@.
 26. Add TP on JCRT1.5, JCRT1.11, USB port2.
 27. Add all EMI solution on TP Conn(include JE and SJV).
 28. Change U25 from A12 to A13 (unpop Q145, pop R25).
 29. Change U73, R1513, R1515, R1514, R1516, R1517, R1511, C1642 to 930@.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/30	Deciphered Date	2010/08/04	Title	SCHEMATIC MB A6991
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	4019BN
				Date:	Thursday, February 24, 2011
				Sheet	50 of 50
				Rev	A

www.s-manuals.com