

Compal Confidential

JALB0 Schematics Document

AMD Griffin Processor with RS780M+SB700

(With ATI MXM/B)


2008-4-16

REV: 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JALB0 LA-4171P	Rev 1.0
				Date:	Friday, April 18, 2008	Sheet 1 of 50

Compal Confidential

Model Name : JALB0
File Name: LA-4171P



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JALB0 LA-4181P	Rev 1.0
				Date:	Friday, April 18, 2008	Sheet 2 of 50

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE_0	Core voltage for CPU	ON	OFF	OFF
+CPU_CORE_1	Core voltage for CPU	ON	OFF	OFF
+CPU_CORE_NB	Core voltage for CPU	ON	OFF	OFF
+0.9V	0.9V switched power rail for DDR terminator	ON	ON	OFF
+1.1VS	1.05V switched power rail	ON	OFF	OFF
+1.2V_HT	1.25V switched power rail	ON	OFF	OFF
+NB_CORE	1.0V~1.1V switched power rail for NB VDDC	ON	OFF	OFF
+1.5VS	1.5V power rail for PCIE Card	ON	OFF	OFF
+1.8V	1.8V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA and MXM/B	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
No PCI device			

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	ADI ADM1032	1001 100X b
EEPROM(24C16/02)	1010 000X b	CPU SB	1001 101X b
MXM GMT G781-1	1001 101X b		

EC SM Bus2 address

SB700 SM Bus 0 address

Device	Address	Device	Address
Clock Generator (ICS9LPRS365)	1101 001Xb	New card	
DDR DIMM0	1001 000Xb	Lan	
DDR DIMM2	1001 010Xb		
Minicard			
Minicard			

SB700 SM Bus 1 address

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
* 2	0.3 0.4 1.0
3	
4	
5	
6	
7	



BTO Option Table

BTO Item	BOM Structure
Discrete	VGA@
UMA	UMA@

PROJECT ID Table

Board ID	PROJECT
0	JALB0
1	JALC0
2	
3	
4	
5	
6	
7	


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JALBO LA-4181P
				Date:	Friday, April 18, 2008
				Sheet	3 of 50





6090022100G_B
Athlon 64 S1
Processor Socket

Security Classification	Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	AMD CPU SIG2 HT I/F
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JALB0 LA-4171P Date: Friday, April 18, 2008
				Rev 1.0 Sheet 4 of 50


Processor DDR2 Memory Interface



PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH



Place them close to CPU within 1"



Athlon 64 S1
Processor
Socket





6090022100G_B
Athlon 64 S1
Processor Socket

Security Classification	Compal Secret Data		Title
Issued Date	2008/04/16	Deciphered Date	2009/04/16
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number JALBO LA-4171P
Date:	Friday, April 18, 2008	Sheet	5 of 50

Compal Electronics, Inc.

AMD CPU SIG2 DDRII I/F


Rev 1.0




2200p change to 1000p for ADT7421

Security Classification	Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	AMD CPU SIG2 CTRL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Customer	JALBO LA-4171P		Document Number	Rev 1.0
Date:	Friday, April 18, 2008	Sheet	6	of 50


VDD(+CPU_CORE) decoupling.





VDDIO decoupling.




+CPU_CORE_NB decoupling.






VTT decoupling.



Security Classification	Compal Secret Data			Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	AMD CPU SIG2 PWR & GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JALBO LA-4171P	1.0
				Date: Friday, April 18, 2008	Sheet 7 of 50




RESERVE
+V_DDR_MCH_REF BUFFER CIRCUIT




DIMM1 REV H:5.2mm (BOT)

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	DDRII SO-DIMM 0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	JALB0 LA-417IP		Rev	1.0	
Date:	Friday, April 18, 2008		Sheet	8 of 50	



DIMM1 REV H:9.2mm (BOT)



Security Classification		Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JALBO LA-417IP	1.0
Date: Friday, April 18, 2008				Sheet	9 of 50

14 PCIE_GTX_C_MRX_P[0..15] <-> PCIE GTX_C_MRX_P[0..15]
 14 PCIE_GTX_C_MRX_N[0..15] <-> PCIE GTX_C_MRX_N[0..15]

PCIE_MTX_C_GRX_P[0..15] <-> PCIE_MTX_C_GRX_P[0..15] 14
 PCIE_MTX_C_GRX_N[0..15] <-> PCIE_MTX_C_GRX_N[0..15] 14

U25B
 PCIE GTX_C_MRX_P0 D4
 PCIE GTX_C_MRX_N0 A4
 PCIE GTX_C_MRX_P1 A3
 PCIE GTX_C_MRX_N1 B3
 PCIE GTX_C_MRX_P2 C2
 PCIE GTX_C_MRX_N2 C1
 PCIE GTX_C_MRX_P3 E5
 PCIE GTX_C_MRX_N3 F5
 PCIE GTX_C_MRX_P4 G5
 PCIE GTX_C_MRX_N4 G6
 PCIE GTX_C_MRX_P5 H5
 PCIE GTX_C_MRX_N5 H6
 PCIE GTX_C_MRX_P6 J6
 PCIE GTX_C_MRX_N6 J5
 PCIE GTX_C_MRX_P7 J7
 PCIE GTX_C_MRX_N7 J8
 PCIE GTX_C_MRX_P8 L5
 PCIE GTX_C_MRX_N8 L6
 PCIE GTX_C_MRX_P9 L8
 PCIE GTX_C_MRX_N9 M8
 PCIE GTX_C_MRX_P10 P7
 PCIE GTX_C_MRX_N10 M7
 PCIE GTX_C_MRX_P11 P5
 PCIE GTX_C_MRX_N11 M5
 PCIE GTX_C_MRX_P12 R8
 PCIE GTX_C_MRX_N12 P8
 PCIE GTX_C_MRX_P13 R6
 PCIE GTX_C_MRX_N13 P6
 PCIE GTX_C_MRX_P14 P4
 PCIE GTX_C_MRX_N14 P3
 PCIE GTX_C_MRX_P15 T4
 PCIE GTX_C_MRX_N15 T3

PART 2 OF 6
PCIE I/F GFX

A5 PCIE_MTX_GRX_P0 C451 1 2 0.1U 0402 16V7K PCIE_MTX_C_GRX_P0
 B5 PCIE_MTX_GRX_N0 C457 1 2 0.1U 0402 16V7K PCIE_MTX_C_GRX_N0
 A4 PCIE_MTX_GRX_P1 C460 1 2 0.1U 0402 16V7K PCIE_MTX_C_GRX_P1
 B4 PCIE_MTX_GRX_N1 C466 1 2 0.1U 0402 16V7K PCIE_MTX_C_GRX_N1
 C3 PCIE_MTX_GRX_P2 C453 1 2 0.1U 0402 16V7K PCIE_MTX_C_GRX_P2
 B2 PCIE_MTX_GRX_N2 C452 1 2 0.1U 0402 16V7K PCIE_MTX_C_GRX_N2
 D1 PCIE_MTX_GRX_P3 C469 1 2 0.1U 0402 16V7K PCIE_MTX_C_GRX_P3
 D2 PCIE_MTX_GRX_N3 C468 1 2 0.1U 0402 16V7K PCIE_MTX_C_GRX_N3
 E2 PCIE_MTX_GRX_P4 C455 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_P4
 E1 PCIE_MTX_GRX_N4 C454 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_N4
 F4 PCIE_MTX_GRX_N5 C470 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_N5
 F1 PCIE_MTX_GRX_P6 C457 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_P6
 F2 PCIE_MTX_GRX_N6 C456 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_N6
 H4 PCIE_MTX_GRX_P7 C472 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_P7
 H3 PCIE_MTX_GRX_N7 C471 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_N7
 H1 PCIE_MTX_GRX_P8 C459 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_P8
 H2 PCIE_MTX_GRX_N8 C458 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_N8
 J2 PCIE_MTX_GRX_P9 C473 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_P9
 J1 PCIE_MTX_GRX_N9 C474 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_N9
 K4 PCIE_MTX_GRX_P10 C461 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_P10
 K3 PCIE_MTX_GRX_N10 C460 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_N10
 K1 PCIE_MTX_GRX_P11 C477 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_P11
 K2 PCIE_MTX_GRX_N11 C476 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_N11
 L4 PCIE_MTX_GRX_P12 C463 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_P12
 L3 PCIE_MTX_GRX_N12 C462 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_N12
 M1 PCIE_MTX_GRX_P13 C479 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_P13
 M2 PCIE_MTX_GRX_N13 C478 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_N13
 N2 PCIE_MTX_GRX_P14 C465 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_P14
 N1 PCIE_MTX_GRX_N14 C464 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_N14
 P1 PCIE_MTX_GRX_P15 C481 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_P15
 P2 PCIE_MTX_GRX_N15 C480 1 2 /GA@0.1U 0402 16V7K PCIE_MTX_C_GRX_N15

29 PCIE_PTX_C_IRX_P0 AE3
 29 PCIE_PTX_C_IRX_N0 AD4
 29 PCIE_PTX_C_IRX_P1 AE2
 29 PCIE_PTX_C_IRX_N1 AD3
 28 PCIE_PTX_C_IRX_P2 AD1
 28 PCIE_PTX_C_IRX_N2 AD2
 26 PCIE_PTX_C_IRX_P3 U5
 26 PCIE_PTX_C_IRX_N3 U6
 25 PCIE_PTX_C_IRX_P4 U8
 25 PCIE_PTX_C_IRX_N4 U7

PCIE I/F GPP

GPP_RX0P AC1
 GPP_RX0N AC2
 GPP_RX1P AB4
 GPP_RX1N AB3
 GPP_RX2P AA2
 GPP_RX2N AA1
 GPP_RX3P Y1
 GPP_RX3N Y2
 GPP_RX4P Y4
 GPP_RX4N Y3
 GPP_RX5P V1
 GPP_RX5N V2

19 SB_RX0P AA8
 19 SB_RX0N Y8
 19 SB_RX1P AA7
 19 SB_RX1N Y7
 19 SB_RX2P AA5
 19 SB_RX2N AA6
 19 SB_RX3P W5
 19 SB_RX3N Y6

PCIE I/F SB

AD7 SB_TX0P_C C271 1 2 0.1U 0402 16V7K SB_TX0P 19
 AE7 SB_TX0N_C C268 1 2 0.1U 0402 16V7K SB_TX0N 19
 AE6 SB_TX1P_C C280 1 2 0.1U 0402 16V7K SB_TX1P 19
 AD6 SB_TX1N_C C295 1 2 0.1U 0402 16V7K SB_TX1N 19
 AB6 SB_TX2P_C C263 1 2 0.1U 0402 16V7K SB_TX2P 19
 AC6 SB_TX2N_C C265 1 2 0.1U 0402 16V7K SB_TX2N 19
 AD5 SB_TX3P_C C262 1 2 0.1U 0402 16V7K SB_TX3P 19
 AE5 SB_TX3N_C C260 1 2 0.1U 0402 16V7K SB_TX3N 19

PCE_CALRP(PCE_BCALRP)
 PCE_CALRN(PCE_BCALRN)

RS780M_FCBGA528
 RS780M Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1

AC1 PCIE_ITX_PRX_P0 C18 1 2 0.1U 0402 16V7K PCIE_ITX_C_PRX_P0 29
 AC2 PCIE_ITX_PRX_N0 C19 1 2 0.1U 0402 16V7K PCIE_ITX_C_PRX_N0 29
 AB4 PCIE_ITX_PRX_P1 C31 1 2 0.1U 0402 16V7K PCIE_ITX_C_PRX_P1 28
 AB3 PCIE_ITX_PRX_N1 C30 1 2 0.1U 0402 16V7K PCIE_ITX_C_PRX_N1 28
 AA2 PCIE_ITX_PRX_P2 C21 1 2 0.1U 0402 16V7K PCIE_ITX_C_PRX_N2 28
 AA1 PCIE_ITX_PRX_N2 C20 1 2 0.1U 0402 16V7K PCIE_ITX_C_PRX_N2 28
 Y1 PCIE_ITX_PRX_P3 C23 1 2 0.1U 0402 16V7K PCIE_ITX_C_PRX_P3 26
 Y2 PCIE_ITX_PRX_N3 C22 1 2 0.1U 0402 16V7K PCIE_ITX_C_PRX_N3 26
 Y4 PCIE_ITX_PRX_P4 C33 1 2 0.1U 0402 16V7K PCIE_ITX_C_PRX_P4 25
 Y3 PCIE_ITX_PRX_N4 C32 1 2 0.1U 0402 16V7K PCIE_ITX_C_PRX_N4 25

4 H_CADON[0..15] <-> H_CADON[0..15]
 4 H_CADIN[0..15] <-> H_CADIN[0..15]

New Card
 TV Tuner
 WLAN
 GLAN
 Card Reader

H_CADOP0 Y25
 H_CADON0 Y24
 H_CADOP1 Y22
 H_CADON1 Y23
 H_CADOP2 Y25
 H_CADON2 Y24
 H_CADOP3 Y24
 H_CADON3 Y25
 H_CADOP4 Y25
 H_CADON4 T24
 H_CADOP5 P22
 H_CADON5 P23
 H_CADOP6 P25
 H_CADON6 P24
 H_CADOP7 N24
 H_CADON7 N25

PCIE I/F CPU I/F

H_CADOP8 AC24
 H_CADON8 AC25
 H_CADOP9 AB25
 H_CADON9 AB24
 H_CADOP10 AA24
 H_CADON10 AA25
 H_CADOP11 Y22
 H_CADON11 Y23
 H_CADOP12 W21
 H_CADON12 W20
 H_CADOP13 Y21
 H_CADON13 Y20
 H_CADOP14 U20
 H_CADON14 U21
 H_CADOP15 U19
 H_CADON15 U18


HT_TXCAD0P D24
 HT_RXCAD0N D25
 HT_RXCAD0P D24
 HT_TXCAD1P E25
 HT_RXCAD1N E24
 HT_TXCAD2N F25
 HT_RXCAD3P F22
 HT_TXCAD3N F23
 HT_RXCAD4P H22
 HT_TXCAD5P J25
 HT_RXCAD5N J24
 HT_TXCAD6P K24
 HT_RXCAD6N K25
 HT_TXCAD7P K23
 HT_RXCAD7N K22

HYPER TRANSPORT CPU I/F


F21 HT_TXCAD8P
 G21 HT_RXCAD8N
 H21 HT_TXCAD9P
 J20 HT_RXCAD9N
 K21 HT_TXCAD10P
 L20 HT_RXCAD10N
 M21 HT_TXCAD11P
 N21 HT_RXCAD11N
 O21 HT_TXCAD12P
 P21 HT_RXCAD12N
 Q21 HT_TXCAD13P
 R21 HT_RXCAD13N
 S21 HT_TXCAD14P
 T21 HT_RXCAD14N
 U21 HT_TXCAD15P
 V21 HT_RXCAD15N

0718 Place within 1" layout 1:2

0718 Place within 1" layout 1:2



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title	RS780 VEDIO/CLK GEN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Part No.	Document Number	Rev			
	JALBO LA-4171P	1.0	Date:	Friday, April 18, 2008	Sheet 11 of 50



U25F

PART 6/6

GROUND

U25D


PAR 4 OF 6

SBD_MEM/DVO_I/F

A25	VSSAHT1	VSSAPCIE1	A2
D23	VSSAHT2	VSSAPCIE2	B1
E22	VSSAHT3	VSSAPCIE3	D3
G24	VSSAHT4	VSSAPCIE4	D5
G25	VSSAHT5	VSSAPCIE5	E4
H19	VSSAHT6	VSSAPCIE6	G1
J22	VSSAHT7	VSSAPCIE7	G2
L17	VSSAHT8	VSSAPCIE8	G4
L22	VSSAHT9	VSSAPCIE9	H7
L24	VSSAHT10	VSSAPCIE10	J4
L25	VSSAHT11	VSSAPCIE11	R7
M20	VSSAHT12	VSSAPCIE12	L2
N22	VSSAHT13	VSSAPCIE13	L4
R22	VSSAHT14	VSSAPCIE14	L7
R24	VSSAHT15	VSSAPCIE15	L8
R25	VSSAHT16	VSSAPCIE16	M6
H20	VSSAHT17	VSSAPCIE17	N4
U22	VSSAHT18	VSSAPCIE18	R1
V19	VSSAHT19	VSSAPCIE19	R2
W22	VSSAHT20	VSSAPCIE20	R4
W24	VSSAHT21	VSSAPCIE21	R7
W25	VSSAHT22	VSSAPCIE22	U4
Y21	VSSAHT23	VSSAPCIE23	Y7
AD25	VSSAHT24	VSSAPCIE24	Y8
L12	VSSAHT25	VSSAPCIE25	Y6
M14	VSSAHT26	VSSAPCIE26	Y8
N13	VSSAHT27	VSSAPCIE27	Y6
P12	VSSAHT28	VSSAPCIE28	AA4
P15	VSSAHT29	VSSAPCIE29	AA4
VSS16	VSSAHT30	VSSAPCIE30	AB7
R14	VSSAHT31	VSSAPCIE31	AB7
T12	VSSAHT32	VSSAPCIE32	AC3
U14	VSSAHT33	VSSAPCIE33	AC4
U11	VSSAHT34	VSSAPCIE34	AE1
U15	VSSAHT35	VSSAPCIE35	AE4
V12	VSSAHT36	VSSAPCIE36	AE4
VSS22	VSSAHT37	VSSAPCIE37	AE4
W11	VSSAHT38	VSSAPCIE38	AE4
VSS23	VSSAHT39	VSSAPCIE39	AE4
W15	VSSAHT40	VSSAPCIE40	AE4
AC12	VSS11	VSS11	AE14
VSS24	VSS12	VSS12	D11
AA14	VSS13	VSS13	G8
Y18	VSS14	VSS14	G8
AB11	VSS15	VSS15	E4
AB15	VSS16	VSS16	E4
AB17	VSS17	VSS17	J15
AB19	VSS18	VSS18	J12
AE20	VSS19	VSS19	K14
AB21	VSS20	VSS20	M11
K11	VSS21	VSS21	L15
	VSS22	VSS22	
	VSS23	VSS23	
	VSS24	VSS24	
	VSS25	VSS25	
	VSS26	VSS26	
	VSS27	VSS27	
	VSS28	VSS28	
	VSS29	VSS29	
	VSS30	VSS30	
	VSS31	VSS31	
	VSS32	VSS32	
	VSS33	VSS33	
	VSS34	VSS34	


>AB12	MEM_A0(NC)	MEM_D00/DVO_VSYNC(NC)	AA18
>AE16	MEM_A1(NC)	MEM_D01/DVO_HSYNC(NC)	AA20
>Y11	MEM_A2(NC)	MEM_D02/DVO_DE(NC)	AA15
>AE15	MEM_A3(NC)	MEM_D03/DVO_D0(NC)	Y19
>AA12	MEM_A4(NC)	MEM_D04(NC)	V17
>AB16	MEM_A5(NC)	MEM_D05/DVO_D1(NC)	AA17
>AB14	MEM_A6(NC)	MEM_D06/DVO_D2(NC)	AA15
>AD14	MEM_A7(NC)	MEM_D07/DVO_D4(NC)	Y15
>AD13	MEM_A8(NC)	MEM_D08/DVO_D3(NC)	AC20
>AD15	MEM_A9(NC)	MEM_D09/DVO_D5(NC)	AD19
>AC16	MEM_A10(NC)	MEM_D010/DVO_D6(NC)	AE22
>AE13	MEM_A11(NC)	MEM_D011/DVO_D7(NC)	AC18
>AC14	MEM_A12(NC)	MEM_D012(NC)	AD20
>Y14	MEM_A13(NC)	MEM_D013/DVO_D8(NC)	AD22
>AD16	MEM_BA0(NC)	MEM_D014/DVO_D10(NC)	AC22
>AE17	MEM_BA1(NC)	MEM_D015/DVO_D11(NC)	AD23
>AD17	MEM_BA2(NC)		
>W12	MEM_DQS0P/DVO_IDCKP(NC)		Y17
>Y12	MEM_DQS0N/DVO_IDCKN(NC)		W13
>AD18	MEM_DQS1P(NC)		AD20
>AB13	MEM_DQS1N(NC)		AE21
>AB18	MEM_CSb(NC)	MEM_DM0(NC)	W17
>Y14	MEM_CKE(NC)	MEM_DM1/DVO_D8(NC)	AE19
>W14	MEM_ODT(NC)		
>Y15	MEM_CKP(NC)	IOPLLVD18(NC)	AE23
>AD12	MEM_CKN(NC)	IOPLLVD11(NC)	AE24
		IOPLLVSS(NC)	AD23
		MEM_COMPN(NC)	
		MEM_COMPN(NC)	
		MEM_VREF(NC)	AE18

Security Classification	Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	RS780 PWR/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number JALBO LA-4171P			Rev	1.0
Date:	Friday, April 18, 2008	Sheet	12	of 50




DFT_GPIO5:STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO. (VSYNC)
 1 : Disable (RS780)
 0 : Enable (Rs780)



DFT_GPIO1: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM
 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
 RS740/RX780: DFT_GPIO1 RS780:SUS_STAT




RS780 use HSYNC to enable SIDE PORT

RS740/RS780: Enables Side port memory (RS780 use HSYNC#)
 0 : Enable (RS780)
 1 : Disable(RS780)





<http://mycompal.com/su/xl>

Security Classification		Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	RS780 STRAPS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JALB0 LA-4171P	1.0
Date:				Friday, April 18, 2008	Sheet 13 of 50





- 10 PCIE_MTX_C_GRX_N[0..15] PCIE_MTX_C_GRX_N[0..15]
- 10 PCIE_MTX_C_GRX_P[0..15] PCIE_MTX_C_GRX_P[0..15]
- 10 PCIE_GTX_C_MRX_N[0..15] PCIE_GTX_C_MRX_N[0..15]
- 10 PCIE_GTX_C_MRX_P[0..15] PCIE_GTX_C_MRX_P[0..15]




Lane Reversal on PCIEX16





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JALBO LA-4171P
Date:	Friday, April 18, 2008	Sheet	14	of	50



REQ0# FOR SRC1
REQ2# FOR SRC2
REQ3# FOR SRC3



ICS 9LPRS488



SRC 0	LAN
SRC 1	NEW CARD
SRC 2	MINI2
SRC 3	MINI1

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	68M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	wref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)
GPP_REFCLK	NC	100M DIFF	NC
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

SEL_HTT66	1	configure as single-ended 66MHz output
	0*	configure as differential 100MHz output
SEL_SATA	1*	100M_SATA SRC6 output
	0	SPREAD 100M_SATA SRC6 output


* default

NB_OSC_14.318M	1	configure as 27M and 27M_SS output
	0*	configure as SRC 7 output




Security Classification	Compal Secret Data	
Issued Date	2008/04/16	Deciphered Date
		2009/04/16
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Clock generator		
Title	Document Number	Rev
	JALB0 LA-4171P	1.0
Date:	Friday, April 18, 2008	Sheet 15 of 50

LCD POWER CIRCUIT




LCD/PANEL BD. Conn.










Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JALB0 LA-4171P	1.0
				Date: Friday, April 18, 2008	Sheet 16 of 50

reserve HDMI I2C ESD diode

DDC to Docking




DDC to HDMI CONN




SMBus Address: 1100 000X (b)

Security Classification		Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JALB0 LA-4171P	1.0
				Date: Friday, April 18, 2008	Sheet 17 of 50

CRT Connector









Security Classification		Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	CRT Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JALB0 LA-4171P	1.0
				Date: Friday, April 18, 2008	Sheet 18 of 50






Security Classification	Compal Secret Data		Title
Issued Date	2008/04/16	Deciphered Date	2009/04/16
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Compal Electronics, Inc. SB700-PCIE/PCI/ACPI/LPC/RTC Document Number JALBO LA-4171P Rev 1.0
Date:	Friday, April 18, 2008	Sheet	19 of 50


SKU-ID	R509	R510
UMA		POP
DIS	POP	



FOR Nvidia VGA/B






- USB-11 New Card
- USB-10 MiniCard(TV tuner)
- USB-9 Bluetooth
- USB-8 WLAN
- USB-7 M/B
- USB-5 USB Camera
- USB-4 TV/B
- USB-3 DOCK
- USB-2 USB/B
- USB-1 Fingerprint
- USB-0 M/B



Security Classification	Compal Secret Data	
Issued Date	2008/04/16	Deciphered Date
		2009/04/16

Compal Electronics, Inc.		
SB700 USB/HD audio		
Title	Document Number	Rev
	JALBO LA-417IP	1.0
Date:	Friday, April 18, 2008	Sheet 20 of 50

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Port Number	Pri/SEC,Mas/Slave assignment	SATA drive controlled by
Port 0	Primary master	SATA controller
Port 1	Secondary master	SATA controller
Port 2	Primary slave	SATA controller
Port 3	Secondary slave	SATA controller
Port 4	Primary (Secondary) master	PATA controller
Port 5	Primary (Secondary) slave	PATA controller

Security Classification	Compal Secret Data	
Issued Date	2008/04/16	Deciphered Date
		2009/04/16

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title		
Compal Electronics, Inc.		
SB700 SATA/IDE/SPI		
Document Number	JALB0 LA-4171P	Rev 1.0
Date:	Friday, April 18, 2008	Sheet 21 of 50

FOR SB700 ALL issue
A12 Will change to +1.2V_HT




<http://www.compel.com/su/xl>

Security Classification	Compal Secret Data		Title
Issued Date	2008/04/16	Deciphered Date	2009/04/16
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			SB700 power/GND Document Number JALB0 LA-4171P
Date:	Friday, April 18, 2008	Sheet	22 of 50

REQUIRED STRAPS

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK


	PCI_CLK2 CLK_PCI_PCM	PCI_CLK3 CLK_PCI_DBG	PCI_CLK4	PCI_CLK5	LPC_CLK0 CLK_PCI_BC	LPC_CLK1	RTC_CLK	AZ_RST_CD#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED	Internal pull up H,H = Reserved H,L = SPI ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT		L,H = LPC ROM (Default L,NC) L,L = FWH ROM



DEBUG STRAPS


SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	




Security Classification	Compal Secret Data			Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	SB700 STRAPS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JALB0 LA-4171P	1.0
Date:				Friday, April 18, 2008	Sheet 23 of 50

SATA ODD Conn.













Place caps. near ODD CONN.

SATA HDD Conn.




Security Classification	Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				JALB0 LA-4171P
Date: Friday, April 18, 2008				Rev 1.0
Sheet 24 of 50				










C620 must close Chipset

4 IN 1 Socket Push Type(New)






For EMI
C676
33P_0402_50V8K



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	JALBO LA-4171P
Date:	Friday, April 18, 2008	Sheet	25	of	50



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title	
				BCM5764M_5787M	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJESH K. CUSTUM DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer	Document Number	Date		Sheet	Rev
	JALBO LA-4171P	Friday, April 18, 2008		26	1.0
				of	50




NOTE: L : A-->B1
 H: A-->B2




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JALBO LA-4171P	1.0
Date: Friday, April 18, 2008				Sheet	27 of 50

For Wireless LAN




For TV-Tuner/HW MPEG




Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)



Fingerprint Conn



To USB/B Connector




To USB/B Connector




Security Classification		Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JALB0 LA-4171P	1.0
				Date:	Friday, April 18, 2008
				Sheet	28 of 50





New Card Power Switch




New Card Socket (Left/TOP)




Bluetooth Conn.




Security Classification	Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	NEW CARD & USB Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number JALB0 LA-4171P			Rev 1.0	
Date: Friday, April 18, 2008 Sheet 29 of 50				




Analog Board ID definition, Please see page 3.






No EC change, so Keep the board ID = 0.3







LPC debug port




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title	EC ENE KB926
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	JALBO LA-4171P	Rev	1.0	Date	Friday, April 18, 2008
Sheet	30	of	50		



Compal Footprint




KSO0	
KSI1	WL_BTN#
KSI2	BT_BTN#
KSI3	EMAIL_BTN#
KSI4	IE_BTN#
KSI5	E-KEY_BTN#
KSI6	PROGRAM_BTN#




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				JALBO LA-4171P
				Rev 1.0
				Date: Friday, April 18, 2008
				Sheet 31 of 50

Power Button


ON/OFF switch




HDA MDC Conn.




Power ON Circuit



CIR




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title	Power OK, Reset and RTC Circuit, TP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	JALB0 LA-4171P			Rev	1.0
Date:	Friday, April 18, 2008	Sheet	32	of	50




BOM Option


ALC268	268@
ALC888S-VC	888VC@




HD Audio Codec



Intel: +1.5VS
 AMD: +3VS
 AMD SB700 only support +3VS I/O




Digital/Analog MIC



- 38 D_HP_PLUG# R456 1 2 0.0402 5% HP_PLUG#
- 38 D_LINEIN_PLUG# R454 1 2 0.0402 5% LINEIN_PLUG#
- 38 D_MIC_PLUG# R448 2 1 0.0402 5% MIC_PLUG#

- 34 HP_PLUG# HP_PLUG#
- 34 LINEIN_PLUG# LINEIN_PLUG#
- 34 MIC_PLUG# MIC_PLUG#






Sense Pin	Impedance	Codec Signals
SENSE A	39.2K	PORT-A (PIN 39, 41)
	20K	PORT-B (PIN 21, 22)
	10K	PORT-C (PIN 23, 24)
SENSE B	5.1K	PORT-D (PIN 35, 36)
	39.2K	PORT-E (PIN 14, 15)
	20K	PORT-F (PIN 16, 17)
	10K	PORT-G (PIN 43, 44)
5.1K	PORT-H (PIN 45, 46)	






Security Classification	Compal Secret Data	
Issued Date	2008/04/16	Deciphered Date
		2009/04/16

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.	
Title	HD Audio Codec ALC268
Document Number	JALB0 LA-4171P
Date	Friday, April 18, 2008
Sheet	33 of 50
Rev	1.0



Volume Control Circuit



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title
Amplifier & Audio Jack				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number JALB0 LA-4171P			Rev 1.0	
Date: Friday, April 18, 2008			Sheet 34 of 50	



Gain = 5.1dB(BTL Mode)

Fc(low)= 2KHz

Fc(high)= 482Hz

Security Classification		Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	SUB WOOFER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JALB0 LA-4171P
Date:	Friday, April 18, 2008	Sheet	35	of	50



Compal Electronics, Inc.

SUB WOOFER

JALB0 LA-4171P

Rev 1.0


FAN1 Conn




<http://mycomp.su/xl/>

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				JALBO LA-4171P
				Rev 1.0
Date: Friday, April 18, 2008				Sheet 36 of 50





+5VALW TO +5VS



+3VALW TO +3VS





+1.8V to +1.8VS




<http://m.compsu/xl>

Security Classification	Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JALB0 LA-4181P
Date: Friday, April 18, 2008				Rev 1.0 Sheet 37 of 50





10/15 Acer DVR 1028 Rev0.3




http://www.seai.com.tw

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				JALBO LA-4171P
				Rev 1.0
				Date: Friday, April 18, 2008
				Sheet 38 of 50

SP02000EF00





RTC Battery




SP093MX0000


Vin Detector			
	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V





SUYIN_200275MR007G161ZL




PH1 under CPU botten side :
 CPU thermal protection at 92 degree C
 Recovery at 56 degree C



PH2 near main Battery CONN :
 BAT. thermal protection at 92 degree C
 Recovery at 56 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title	BATTERY CONN / OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	JALB0			Rev	1.0
Date:	Friday, April 18, 2008	Sheet	40	of	50




+3.3VALWP Ipeak=8.444A ; Imax=5.91A
 Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)
 Vlimit=(5E-06 * 330K)/10=165mV
 Ilimit=165mV/18m ~ 165mV/15m
 =9.167A ~ 11A
 Iocp=Ilimit+Delta I/2
 =9.721A ~ 11.554A
 Delta I=1.108A (Freq=300KHz)



+5VALWP Ipeak=8.444A ; Imax=5.91A
 Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)
 Vlimit=(5E-06 * 330K)/10=165mV
 Ilimit=165mV/18m ~ 165mV/15m
 =9.167A ~ 11A
 Iocp=Ilimit+Delta I/2
 =9.7285A ~ 11.5615A
 Delta I=1.123A (Freq=400KHz)

Security Classification		Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	+5V/+3V	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	JALB0	1.0			
Date:	Friday, April 18, 2008	Sheet	41	of	50

$I_{charge} = (V_{srset}/V_{vdac}) * (0.1/PR36)$
 90W adapter
 $I_{adapter} = (V_{vacset}/V_{vdac}) * (0.1/PR48) = 4.04A$
 65W adapter
 $I_{adapter} = (V_{vacset}/V_{vdac}) * (0.1/PR48) = 2.90A$
 Input OVP : 22.3V
 Input UVP : 17.26V
 Fsw : 300KHz



LI-3S : 13.5V --- BATT-OVP=1.5V
LI-4S : 18V --- BATT-OVP=1.998V
BATT-OVP=0.111*BATT+



ICHG setting
 PR73 17.4K_0402_1%
 PR74 100K_0402_1%
 PC64 @0.01U_0402_25V7K


CC=0.2~4.26A
 $I_{ref} = 0.77448 * I_{charge}$
 $I_{ref} = 0.155 \sim 3.3V$

Charger ADJ	Calibrate#	PR80	PR85
4.0V	L	@	0
4.1V	L	887K	221K
4.2V	H	887K	221K

Security Classification		Compal Secret Data	
Issued Date	2008/04/16	Deciphered Date	2009/04/16
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			

Compal Electronics, Inc.			
CHARGER			
Document Number	JALB0		Rev 1.0
Date:	Friday, April 18, 2008	Sheet	42 of 50

	POWER_SEL
HIGH	1.0V
LOW	1.1V




+1.1V

1.1VP Ipeak=8.9A ; Imax=6.23A
 DCR=6m ohm (max)
 $Rocset=(Iocp \cdot DCR) / 10E-06 = 7.68K \text{ ohm}$
 $Iocp = 9.846A (1.3 \cdot DCR)$
 $Csen = L / (Rocset \cdot DCR) = 0.022uF$


Freq=303KHz
 $Rfset = 1 / (1.5E-10 \cdot Freq) = 22K$

1.2VP Ipeak=3.94A ; Imax=2.758A
 DCR=10m ohm (max)
 $Rocset = (Iocp \cdot DCR) / 10E-06 = 6.65K \text{ ohm}$
 $Iocp = 5.542A (1.2 \cdot DCR)$
 $Csen = L / (Rocset \cdot DCR) = 0.027uF$

Freq=366KHz
 $Rfset = 1 / (1.5E-10 \cdot Freq) = 18.2K$




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title	
				NB_COREP / 1.2VSB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	JALB0	Rev	1.0		
Date:	Friday, April 18, 2008	Sheet	43	of 50	




$V_{FB} = 0.75V$
 $V_o = V_{FB} * (1 + PR120 / PR121) = 1.8V$
 $Ton = 19E-12 * Ron * ((2/3) * V_o + 100mV) / (Vin) + 50ns = 3.1E-07$
 $Freq = 305KHz$


$Cesx = 15m\ ohm$
 $I_{peak} = 12.6A$ $I_{max} = 8.82A$
 $\Delta I = ((19 - 1.8) * (1.8 / 19)) / (L * Freq) = 5.332A$
 $V_{trip} = R_{trip} * I_{0uA} = 0.24V$
 $I_{ocp-min} = V_{trip} / R_{ds(on)max} * 1.4 + 2.666 = 17.573A$
 $I_{ocp-max} = V_{trip} / R_{ds(on)typ} * 1.2 + 2.666 = 26.908A$
 $I_{ocp} = 17.573 - 26.908A$



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.8VSP/+1.1VSP Document Number Rev 1.0
Date:	Friday, April 18, 2008	Sheet	44	of 50



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title	0.9VP//1.5VSP/2.5VSP
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	Rev
				JALB0	1.0
Date: Friday, April 18, 2008				Sheet	45 of 50



+VDDNB
 Design Current: 2.1A
 Max current: 3A
 OCP_min:5A

+CPU_CORE_0
 Design Current: 12.6A
 Max current: 18A
 OCP_min:24A

+CPU_CORE_1
 Design Current: 12.6A
 Max current: 18A
 OCP_min:24A

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	+CPU_CORE		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Doc Number	Customer	Document Number	JALB0		Rev	1.0
Date:	Friday, April 18, 2008	Sheet	46	of 50		

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
7/9		DCIN	Change PL1 to bead coil	link to SM010008E10
7/9		DCIN	Link RTC battery symbol	link to SP093MX0000
7/9		Battery conn	Change PL2 to bead coil	link to SM010008E10
7/9		Battery conn	Change PD3,PD4 to RLS4148	For low cost
7/9		Battery conn	Change PU2 pin8 to VL	Design change
7/9		Charger	Delete PU3 PVCC resistor and change PC26 to 1U	avoid PQ6 false turn-on when AC plug-in
7/9		Charger	Change PQ7,PQ9 to AO4466	For low cost
7/9		Charger	Change PU4 pin8 to +5VALW	Design change
7/9		Charger	Unpop PC28, PC37	avoid interfere by other signal
7/9		3V/5V	Change PR54 and PC51	Add design margine
7/9		3V/5V	Change MOSFET to AO4466+AO4712	For low cost
7/9		1.8V/1.5V	Change MOSFET to AO4466+AO4712	For low cost
7/9		1.8V/1.5V	Change PR75 to 2.2ohm	Design change
7/9		1.05V/1.25V/0.9V	Change MOSFET to AO4466+AO4712	For low cost
7/9		1.05V/1.25V/0.9V	Change PC94 to 330U	Decrease overshoot
7/9		1.05V/1.25V/0.9V	Change PU7 PVCC source to +5VS	Design change
7/9		1.05V/1.25V/0.9V	Change PC105,PC108 size to 0805	For low cost
7/9		CPU CORE	Change input MLCC to 4pcs	Design change
7/9		CPU CORE	Unpop PC111	Reserve for high frequency noise
7/10		Charger	Change PR38, PR39 and unpop PC32	increase resistor to reduce power loss on resistor divider
7/10		Charger	Change PR45, PR47 and unpop PC41	increase resistor to reduce power loss on resistor divider
7/10		Charger	Change PR43 to 100K	increase resistor to reduce power loss
7/10		3V/5V	Change PR65 to 100K_1%	Let BOM clear
7/10		Charger/0.9V	Change PQ4,PQ11,PQ12,PQ13,PQ24 to SB000009080	For low cost
8/1		Charger	Change PR30 to 0.015ohm and PR38 to 80.6K	Change over power protection point

<http://mycomp.su/xl>

Security Classification		Compal Secret Data		Title	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	1.0
				Document Number	JALCO LA-4181P
Date:	Friday, April 18, 2008	Sheet	47	of	50

NO DATE	PAGE	MODIFICATION LIST	PURPOSE
12/11	p.11	DEL R26	
12/11	P.15	UN-POP R234,POP R235	
12/11	P.17	Change R123 to 2.2K	
12/11	P.18	ADD R525,R526,R527	For non-Dockin sku
12/11	P.20	Del R128	
12/11	P.23	Change R103 to 2.2k	
12/11	P.25	DEL U35,Q43,R473	
12/11	P.27	ADD RP32,RP33,RP34,RP35,RP36	For non-Dockin sku
12/11	P.29	Change U17 P/N to SA000029E00	
12/11	P.31	Change JP14.4 Net to EC_SMB_CK2,JP14.5 Net to EC_SMB_DA2	
12/11	P.31	Change LED1,LED2 P/N to SC597UDB000	
12/11	P.35	Change U40.3 to WOOFER_IN+,U40.4 to WOOFER_IN-	
12/11	P.38	Del R291,R292	
12/14	P.30	Raise KB926 pin.75	
12/12	P.14	ADD D28 and pull high R529 to +3VS to AC_IN form JMXM1.157	
12/12	P.17	Change Q47,Q48,Q49,Q50 P/N to SB501110010	
12/12	P.18	DEL Q5,ADD Q52,Q53	
12/12	P.33	Change U31 P/N to SA000026V00	
12/12	P.30	Change Board ID	
12/12	P.26	Un-pop R56, POP R61	
12/13	P.25	DEL U35,R473,Q43	
12/13	P.7	DEL C762,C763	
12/14	P.38	update dock footprint and add CRT_Det#	
12/19	P.18	change CRT_DET to CRT_DET# from CRT to Q36 and output CRT_DET TO U10.J2	
12/14	P.26	DEL U23,R305,C399,R28	
12/14	P.6	Change R420, R419, R113 pull-up change to +1.8VS	
12/14	P.12	Delete U6, R68, R65, Q6, R55, C119, C113, C128, C151,C124	Remove 1.35V LDO circuit
12/14	P.12	Del L22, POP L21	Change VDDHTTX from 1.35V to 1.2V
12/14	P.14	Change C183 to 0402 package	
12/14	P.16	Change C12 to 0402 package	
12/14	P.17	Change R90,R91 from 1.5K to 2K	
12/14	P.22	Delete R399, add R391	VDD should connect to S0 power on A12
12/14	P.34	Change R480, R487 from 00hm to 750hm	
12/14	P.37	Change R306 to 10K	
12/14	P.32	Change D16.1 from +3VS to SUSP#	1.2V_HT should faster than NB_CORE
12/19	P.25	Connect U33.16 to U10.AD18 (CR_WAKE#) through D29; U33.13 to U10.F2 (CR_PE#) through a MOS(Q55)	VGA_ON should drop before +3VS
12/17	P.28	DEL TV_THERM#,ADD Port80 Signal to JMINI2.49,JMINI2.51	
12/17	P.19	Delete R179,R185, add U12, U13	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title	HW PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JALB0 LA-4171P
Date:	Friday, April 18, 2008	Sheet	48	of	50

<http://mycomp.su/xl>

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
12/17		P.26	Del BCM5787 Co-lay part	
12/17		P.38	ADD EC_DOCKIN#_S0	
12/18		P.25	ADD R533	
12/19		P.11	ADD Q54,R534 Level shift, and CPU_LDT_REQ#,ALLOW_LDTSTOP Pull high 300 to 1.8vs	
12/19		P.20	Change New Card CP_PE# to SB GPM5# Change CRT_DET to SB GPM7# Change EC_LID_OUT# to SB GPM4# Del USB_OC#4	
12/19		P.6	ADD R129,R538,R539	
12/19		P.21	change R104 from 10K to 100K	
12/19		P.34	Change R488,R483 to 75 ohm	
12/19		P.37	Change R306 from 10K to 150K	
12/19		P.6	POP R93	
12/19		P.18	change D18 from RB411 to RB491	
12/19		P.19	Change Y2 location to X2 and p/n change to SJ132P7K220	
12/19		P.30	EC_SMB_CK1,EC_SMB_DA1 Pull high to +3VALW,EC_SMB_CK2,EC_SMB_CK2 pull high to +3VS	
12/20		P.37	Reserve R541,R542,R543	
12/20		P.33	Change R294,R288 P/N to SM010016720	
12/20		P.31	ADD C655,C656,C657,C658,C659,C660,C661,C662 for EMI	
12/20		P.37	ADD Q57,R544	
12/20		P.34	JMIC1.7,JMIC1.8,JLINE1.7,JLINE1.8 connect to AGND,	
12/21		P.21	Change SATA HDD Port to U10 SATA port 1	
12/24		P.21/P22.	Change D7,D9 P/N to SC1B751V010	
12/24		P.34	Change L73,L74,L67,L68,L71,L72 P/N to SM010015410	
12/24		P.21	ADD SPI ROM Schematic for SB700	
12/24		P.34	JHP1.6,JHP1.10 connect to AGND	
12/24		P.29	Add U17 .21 to gnd	
12/24		P.26	Change U5.18,U5.17,U5.5,U5.33 connect to +1.2_VDDCIO	
12/26		P.34	Change R490 to 42.2K, R478,R479 to 1K,C621,C622 to 0.22u	
12/26		P.35	Change R516 to 6.8K	
1/22		P.15	Reversal MiniCard1 & MiniCard2 PCIE CLK Signal	
1/22		P.37	Change R275 from 100K to 10K	
1/22		P.37	Change Q57.2 to VLDT_EN#	
1/31		P.6	POP CPU internal thermal sensor schematic	
1/31		P.11	change R64 to 133 ohm	
1/31		P.14	Add AND GATE	
1/31		P.15	Add C669	
1/31		P.17	Change EC_DOCKIN#_S0 to Q50.2/Q49.2	
1/31		P.18	Change EC_DOCKIN#_S0 to U7.1	
1/31		P.20	Change CRT_DET to U10.H7,add EC_DOCKIN# to U10.B9	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title HW PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JALB0 LA-4171P	
Date:	Friday, April 18, 2008	Sheet	49	of	50

1/31	P.21	Reserve AND gate form ACIN to U10.A4
1/31	P.28	Reserve MINI1_LED# Pull high 100K to +3VS
1/31	P.30	ADD R551,R552 (VR_ON pull down 100k,BT_ON# Pull 100k)
1/31	P.30	Del JP12
1/31	P.33	Change R257 from 200k to 330k
1/31	P.33	ADD EC_DOCKIN#_S0 to R530.1
1/31	P.34	Change R459,R446,R475,R470 to 75ohm
1/31	P.34	Add R553,R554,R555,R556
1/31	P.38	Add C672
2/4	P.25	For EMI request,add C676
2/4	P.31	For EMI request,add C673,C674,C675
2/4	P.34	For EMI request,add D31
2/12	P.6	Change R361,R365 to 2.2k
2/12	P.30/31	ADD ESB_CLK/ESB/DATA (add R557,R558,R559,R560,R561,R562)
2/13	P.28	ADD R563
2/14	P.6/20	UPDATE cpu internal themal sensor schematic (add R564,R565,R566,R567,R568,R569,ADD CPU_SIC_SB,CPU_SID_SB)
3/12		R493=>61.9K (SD034619280) R516=>1K (SD028100180) R517=>4.7K (SD028470180) R518=>1.8K (SD028180180) C647=> 0.068u (SE026683K80)
3/12	P.33	For EMI request,Change R440 to SD028100A80
3/12	P.12	Change C109,C150,C130,C88,C92,C35,C34,C36,C38 to SE000000I10 (22U)
3/12	P.7	Change C77,C78,C79,C80 to SGA00002380
3/12	P.37	Change R186 to10K
3/17	P.11	ADD R570,R571, Un-pop Q28,Q56,R324,R534
3/26	P.6	Un-pop R351,C436,R360,R566,R568,Q31,Q30
3/26	P.19	Change C192,C22 to 22p
3/26	P.34	Change R487,R480,R488,R483 to 56.2
4/16	P.8	Change C257 from 0.1U to 1UF
4/16	P.19	Change C192, C212 to 12P for RTC Timer issue
4/16	P.28	Add L, C on SYSON# signal close to USB/B connector and TV/B connector
4/16	P.30	Change the board ID back to R0.3 for BIOS identify issue
4/16	P.31	Add 100pF capacitor on +3VS close to MEDIA/B
4/16	P.32	Change C373 to 0.22u_0603_X7R for VGA power sequence
4/16	P.32	Remove power on/off button SW3 for MP BOM
4/16	P.37	Reserve voltage divider circuit on Power MOS

<http://mycomp.su/xl>

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/04/16	Deciphered Date	2009/04/16	Title
				HW PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JALB0 LA-4171P Date: Friday, April 18, 2008
				Rev 1.0 Sheet 50 of 50