

Brook_BH_ULT

Schematics Document

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

Brook BH

Rev


-1M

Date: Wednesday, February 04, 2015


Sheet 1 of 106

BROOK ULT Board Block Diagram

Project code : 4PD04X010001
 PCB P/N : 14276
 Revision : -1M



CHARGER	HPA02224	44
INPUTS	OUTPUTS	
DCBATOUT	BT+	
SYSTEM DC/DC	RT6575B	45
INPUTS	OUTPUTS	
DCBATOUT	5V_S5	3D3V_S5
CPU DC/DC	RT6575B	46-47
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE	
SYSTEM DC/DC	TPS51716	48
INPUTS	OUTPUTS	
DCBATOUT	1D05V_S0	
SYSTEM DC/DC	RT8231	49
INPUTS	OUTPUTS	
DCBATOUT	1D35V_S3	
SYSTEM LDO	S13390D15	51
INPUTS	OUTPUTS	
3D3V_S5	1D3V_S5	




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (THERMAL/CLOCK/PM)		
Size A4	Document Number Brook BH	Rev -1M
Date: Wednesday, February 04, 2015	Sheet 4 of	106



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DDR)**

Size: Custom Document Number: **Brook BH** Rev: **-1M**



Date: Wednesday, February 04, 2015 Sheet 5 of 106

SSID = CPU

Pin Name	System Pull-up/Pull-down	Schematic Notes	✓
CFG[19:0]		Please refer to the <i>Crescent Bay and (??) Platforms - Debug Port Design Guide (DPDG)</i> .	

Note: Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*

eDP Enable	
CFG4	1:Disable 0:Enable



Signal Name	Description	Direction/ Buffer Type
CFG[19:0]	Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. <ul style="list-style-type: none"> • CFG[3:0]: Reserved configuration lane. A test point may be placed on the board for these lanes. • PCI Express* Static x16 Lane Numbering Reversal. • CFG[4]: eDP enable <ul style="list-style-type: none"> - 1 = Disabled - 0 = Enabled • [19:5]: Reserved configuration lanes. A test point may be placed on the board for these lands. 	I/O GTL
CFG_RCOMP	Configuration resistance compensation.	-
FC_x	FC signals are signals that are available for compatibility with other processors. A test point may be placed on the board for these lands. Refer to the appropriate platform design guide for implementation details.	

continued...

7.4 Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:


- RSVD - these signals should not be connected
- RSVD_TP - these signals should be routed to a test point
- RSVD_NCTF - these signals are non-critical to function and may be left unconnected

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (CFG)			
Size Custom	Document Number Brook BH		Rev -1M
Date: Wednesday, February 04, 2015	Sheet 6 of 106		

SSID = CPU



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (VCC CORE)			
Size	Document Number	Rev	
Custom	Brook BH	-1M	
Date:	Wednesday, February 04, 2015	Sheet	7 of 106


SSID = CPU

HDMI

57 HDMI_DATA_CPU_N2 <<<
 57 HDMI_DATA_CPU_P2 <<<
 57 HDMI_DATA_CPU_N1 <<<
 57 HDMI_DATA_CPU_P1 <<<
 57 HDMI_DATA_CPU_N0 <<<
 57 HDMI_DATA_CPU_P0 <<<
 57 HDMI_DATA_CPU_N3 <<<
 57 HDMI_DATA_CPU_P3 <<<

56 DDI_VGA_DATA_CPU_N0 <<<
 56 DDI_VGA_DATA_CPU_P0 <<<
 56 DDI_VGA_DATA_CPU_N1 <<<
 56 DDI_VGA_DATA_CPU_P1 <<<


DP to Display Port



C45 EDP_TXN0 <<< eDP_TX_CPU_N0 55
 B46 EDP_TXP0 <<< eDP_TX_CPU_P0 55
 A47 EDP_TXN1 <<< eDP_TX_CPU_N1 55
 B47 EDP_TXP1 <<< eDP_TX_CPU_P1 55
 C47 EDP_TXN2 <<< eDP_TX_CPU_N2 55
 C46 EDP_TXP2 <<< eDP_TX_CPU_P2 55
 A49 EDP_TXN3 <<< eDP_TX_CPU_N3 55
 B49 EDP_TXP3 <<< eDP_TX_CPU_P3 55
 A45 EDP_AUXN <<< eDP_AUX_CPU_N 55
 B45 EDP_AUXP <<< eDP_AUX_CPU_P 55
 D20 EDP_RCOMP <<< GP
 A43 EDP_DISP_UTIL <<< GP

eDP

eDP x4 reserve



Layout Note:

Design Guideline:
 EDP_COMP keep routing length max 100 mils.
 Trace Width:20 mils.

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω ±1%	Max = 100 mils

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


Brook_BH

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (DDI/EDP)		
Size A4	Document Number Brook BH	Rev -1M
Date: Wednesday, February 04, 2015	Sheet 8 of 106	

1D35V_CPU_VDDQ_S3


Power current=3A




For Intel Recommend EE Part

1V_CPU_CORE


Power current=40A




1V_CPU_CORE



1V_CPU_CORE



1V_CPU_CORE



For Intel Recommend EE Part

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP1)

Size

A4

Document Number

Brook BH

Rev






-1M

Date: Wednesday, February 04, 2015







Sheet 10 of 106

擺放電容的位置請參考 Page 21, 每個位置如下

MAX: 3.074A








MAX: 0.285A



Brook_BH
Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title CPU (Power CAP2)</p>	
Size Custom	Document Number Brook BH
Date: Wednesday, February 04, 2015	Sheet 11 of 106
<p>Rev -1M</p>	






Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU(EDP SIDEBAND/GPIO/DDI)			
Size A4	Document Number		Rev
	Brook BH		-1M
Date: Wednesday, February 04, 2015	Sheet 15	of	106


USB Table

Pair	Device
0	USB3.0 Port0
1	USB3.0 Port1
2	USB3.0 Port2
3	USB3.0 Port3
4	BT
5	TOUCH SCREEN
6	CCD
7	Card Reader



- USB port0
- USB port1
- USB port2
- USB port3
- BT
- TOUCH SCREEN
- CCD
- Card Reader

- USB 3.0 port0
- USB 3.0 port1



- Layout Note:**
- PCIE_RCOMP/ PCIE_IREF trace width=12~15mil
 - Isolation Spacing: 12mil
 - Total trace length<500mil

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
PCIE_RCOMP	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	3k ohm ±1% pulled to VCCUSB3PLL.	Max total = 500 mils
PCIE_IREF	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	No resistor. Must connect directly to VCCUSB3PLL.	Max total = 500 mils

- Layout Note:**
- USB_COMP using 50 ohm single-ended impedance
 - Isolation Spacing: 15mil
 - Total trace length<500mil

USBRBIAS/USBRBIAS# Connection Guidelines

- Short the USBRBIAS and the USBRBIAS# pins at the package and then route on the top layer to one end of a 22.6 Ω ±1% resistor to ground (see Figure 15-2).
- Route signal using 50 ohm single-ended impedance and 500 mils (12.7-mm) max trace length and no longer than 450 mils to resistor.
- Avoid routing next to clock pins or under stitching capacitors. Recommended minimum spacing to other signal traces is 15 mils (0.381 mm).

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
PCIE_RCOMP	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	3k ohm ±1% pulled to VCCUSB3PLL.	Max total = 500 mils
PCIE_IREF	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	No resistor. Must connect directly to VCCUSB3PLL.	Max total = 500 mils

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


Brook_BH

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCI/USB)**


Size A3 Document Number **Brook BH** Rev **-1M**






Date: Wednesday, February 04, 2015 Sheet 16 of 106



Bit	Description
31:3	Reserved
2	<p>WAKE# Pin Deep Sx Enable (WAKE_PIN_DSX_EN) - R/W. When this bit is '1', the PCI Express WAKE# pin is monitored while in Deep Sx, supporting wake from Deep Sx due to assertion of this pin. In this case the platform must externally pull-up the pin to the DSW (instead of pulling-up to the SUS as historically been the case). When this bit is '0':</p> <ul style="list-style-type: none"> Deep Sx configurations: The PCH internal pull-down on the WAKE# pin is enabled in Deep Sx and during G3 exit and the pin is not monitored during this time. Deep Sx disabled configurations: The PCH internal pull-down on the WAKE# pin is never enabled. <p>NOTE: Deep Sx disabled configuration must leave this bit at '0'.</p>

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled





Pin define from PCH and socket side.

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

** Native: Internal Pull-Up (15k-40k) when function.

Table 27. Socket 2 Module Configuration

State #	Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration ²
	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD - SATA	N/A
	GND	N/C	GND	GND	SSD - PCIe	N/A





Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **CPU (RTC/LPC/SATA/HDA)**

Size: Custom Document Number: **Brook BH** Rev: **-1M**

Date: Wednesday, February 04, 2015 Sheet 19 of 106



PU	RESERVED
PD	SPI BUS



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (GPI0/MISC)**

Size A3 Document Number: **Brook BH** Rev: **-1M**

Date: Wednesday, February 04, 2015 Sheet 20 of 106

Notes:

1. Required only on external SUS.
2. Placeholder only. Does not need to be stuffed.
3. The following pins are not to be connected and be left floating. Test point is optional on these pins: AC20, Y20, K18, M20, V21.
4. Note that some decoupling capacitors are shared between more than 1 rail. Follow the "Place capacitors near balls" instructions above to ensure this sharing is optimized.
5. Capacitors should be placed less than 100 mils (2.54 mm) from the edge of package.
6. For description of (R)unway, and (E)dge decoupling capacitor placement, please refer to Section 41.3, "Loop Inductance Reduction Decoupling" on page 532.





Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title CPU (POWER1)		
Size A3	Document Number Brook BH	Rev -1M
Date: Wednesday, February 04, 2015	Sheet 21 of 106	




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (RSVD)			
Size	Document Number	Rev	
Custom	Brook BH	-1M	
Date:	Wednesday, February 04, 2015	Sheet	22 of 106





MODEL_ID AD	Full-Low Register	Full-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
Brook_H_UMA/Brook_SL_UMA	100.0 K	10.0 K	3.000 V	3.000 V	>= 2.875 V
Brook_H_DIS/Brook_SL_DIS	100.0 K	20.0 K	2.750 V	2.750 V	>= 2.610 V
Brook_B_UMA	100.0 K	33.0 K	2.481 V	2.481 V	>= 2.365 V
Brook_B_DIS	100.0 K	47.0 K	2.245 V	2.245 V	>= 2.123 V
Reserved for project use	100.0 K	64.9 K	2.001 V	2.001 V	>= 1.894 V
Reserved for project use	100.0 K	78.8 K	1.867 V	1.867 V	>= 1.758 V
Reserved for project use	100.0 K	100.0 K	1.650 V	1.650 V	>= 1.504 V
Reserved for project use	100.0 K	143.0 K	1.358 V	1.358 V	>= 1.281 V
Reserved for project use	100.0 K	174.0 K	1.204 V	1.204 V	>= 1.126 V
Reserved for project use	100.0 K	215.0 K	1.048 V	1.048 V	>= 0.924 V

INT_TYPE_AD	Full-Low Register	Full-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
65V	N/A	100.0 K	3.300 V	3.300 V	>= 3.000 V
80V	100.0 K	N/A	0.000 V	0.000 V	< 0.150 V
30V	100.0 K	100.0 K	0.300 V	0.305 V	>= 0.425 V
45V	20.0 K	100.0 K	0.550 V	0.558 V	< 0.684 V
120V	33.0 K	100.0 K	0.818 V	0.831 V	>= 0.937 V
135W	47.0 K	100.0 K	1.055 V	1.070 V	< 1.177 V
150V	64.9 K	100.0 K	1.299 V	1.316 V	>= 1.177 V
Reserved	78.8 K	100.0 K	1.493 V	1.450 V	>= 1.365 V
Reserved	100.0 K	100.0 K	1.800 V	1.807 V	>= 1.542 V

<http://sualaptop365.edu.vn>

Wistron Confidential document. Anyone can not duplicate, Modify, Forward or any other purpose application without get Wistron permission.

Brook BH

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: **KBC KB9038**
 Size: **Brook BH**
 Date: Thursday, February 12, 2015 Sheet 24 of 106

SSID = Flash.ROM

SPI FLASH ROM (8M byte) for PCH

SPI ROM Equal length need to less than 500mil

SPI FLASH ROM (8M byte)
 1ST= 072.02564.0001 (AMIC A25LQ64M)
 2ND=072.25B64.0001 (Gigadevice GD25B64BSIGR)

purge=72.25Q64.K01 (WINBOND W25Q64FVSSIQ)
 72.25647.00A (MXIC MX25L6473EM2I)

Figure 28-1. SPI Topology (Single Device)







Table 28-2. SPI Flash Device(s) and TPM Routing Guideline (Sheet 2 of 2)






Parameter	Segment	Stackup	Unit	Routing Recommendation
Resistor	R1		ohm	15
	R2		ohm	1k
	R3		ohm	33

Notes:
 1. SPI_CLK must be 20 mils spacing from any other high frequency (>1 GHz) signal.
 2. Place R1 closer to driver side to effectively damping the undershoot and overshoot.
 3. All TPM branches/connections (TPM_MOSI, TPM_MISO, TPM_CLK, and PCH_CS2*) can be left as NC if SPI TPM is not implemented.



SSID = RBAT






Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title Thermal 7718/Fan Controller P2793		
Size A3	Document Number Brook BH	Rev -1M
Date: Wednesday, February 04, 2015	Sheet 26	of 106


SSID = AUDIO



<http://sualaptop365.edu.vn>



SSID = AUDIO Speaker

11/19 EMI Change





AFTP TESTPOINT

Combo Jack



AFTP TESTPOINT








Brook_BH



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.





Title: **Audio Jack**
 Size A3: Document Number: **Brook BH**
 Date: Thursday, February 12, 2015 Sheet 29 of 106




SSID = LAN








022.10001.00F1
2nd = 022.10001.0F21




12/23 修改家單下鄉 PD





Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Card Reader CONN (Reserved)			
Title		Rev	
Size		Document Number	
A3		Brook BH	
Date:	Wednesday, February 04, 2015	Sheet	33 of 106




Low Active 2A

2nd = 074.00524.0C9F
3rd = 074.22802.0A9F


074.06288.009B




68.01012.201
2nd = 68.00396.001
3rd = 69.10118.001




75.01045.073
2nd = 075.00550.0071
3rd = 75.01045.073




68.01012.201
2nd = 68.00396.001
3rd = 69.10118.001



75.01045.073
2nd = 075.00550.0071
3rd = 75.01045.073




22.10339.571



75.09904.07C
2nd = 75.00005.C7C
3rd = 075.01256.007C


11/18 SB Change to 5V_S5



22.10339.571

USB 3.0 Connector Pin definition

1	POWER	
2	USB 2.0 D-	
3	USB 2.0 D+	
4	GND	
5	StdA_SSRX-	SuperSpeed RX
6	StdA_SSRX+	
7	GND	
8	StdA_SSTX-	SuperSpeed TX
9	StdA_SSTX+	



AFTP TESTPOINT


- USB30_TX_CON_P1 >>> USB30_TX_CON_P1 89
- USB30_TX_CON_N1 >>> USB30_TX_CON_N1 89
- USB_CON_PN0 >>> USB_CON_PN0 89
- USB_CON_PP0 >>> USB_CON_PP0 89
- USB30_RX_CPU_P1 >>> USB30_RX_CPU_P1 16.89
- USB30_RX_CPU_N1 >>> USB30_RX_CPU_N1 16.89
- USB30_TX_CON_P2 >>> USB30_TX_CON_P2 89
- USB30_TX_CON_N2 >>> USB30_TX_CON_N2 89
- USB_CON_PN1 >>> USB_CON_PN1 89
- USB_CON_PP1 >>> USB_CON_PP1 89
- USB30_RX_CPU_P2 >>> USB30_RX_CPU_P2 16.89
- USB30_RX_CPU_N2 >>> USB30_RX_CPU_N2 16.89

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB 3.0		
Size	Document Number	Rev
A3		Brook BH
Date:	Tuesday, February 10, 2015	Sheet 35 of 106









20150115 -1

Device Control Pins

Flow Line Condition	CTL1	CTL2	CTL3	ILIM_SEL
DCH	0	0	0	X
CDP	1	1	1	1
SDP2	1	1	1	0
SDP1	1	1	0	X
	0	1	0	X
DCP_SHORT	1	0	0	X
DCP_DIVIDER	1	0	1	X
	0	0	1	0
DCP_Auto	0	1	1	X

3. Electrical Safety for USB3.0 Port

2.0 A \leq Measurement value \leq 2.2 A : Pass
 1.9 A \leq Measurement value $<$ 2.0 A or 2.2 A $<$ Measurement value \leq 2.4 A : Marginal
 If this result is "Marginal", 4 more samples (Total 5 samples) must be measured for each port.
 And it must be confirmed that the values of 5 samples can meet our requirement (1.9 A - 2.4 A).



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCIE to USB**

Size B	Document Number	Rev
	Brook BH	-1M



Date: Wednesday, February 04, 2015 Sheet 37 of 106




20141013 Rober





for Broadwell 3D Camera



Preserve schematic



3D_Camera
20.K0329.010




20140926 change to low enable by Brian

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
USB Redriver			
Size A3	Document Number	Brook BH	
Date: Wednesday, February 04, 2015	Sheet 38	of	106
			Rev -1M



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DS3

Size
A4

Document Number

Brook BH

Rev

-1M



Date: Wednesday, February 04, 2015

Sheet 39 of 106



Power Sequence



ANNIE Run Power




Discharge circuit




<http://sualaptop365.edu.vn>


Battery Reset



Battery Connector




Battery Insert



ANNIE solution

Adaptor in to generate DCBATOUT





Brook_BH

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title DCIN JACK&BATT CONN		
Size A3	Document Number Brook BH	Rev -1M
Date: Thursday, February 05, 2015	Sheet 43 of 106	

SSID = Charger

Part	Value	Notes
PR4404	45W	20m (64.80205, 79L)
PR4407	90W	10m (64.80105, 79L)
PR4401	100K	60.4K (64.60425, 60J)
PR4401	100K	100K (64.10035, L3L)


Part	Value	Notes
PR4404	45W	20m (64.80205, 79L)
PR4407	90W	10m (64.80105, 79L)
PR4401	100K	60.4K (64.60425, 60J)
PR4401	100K	100K (64.10035, L3L)




adapter 65W and 90W
AC mode (default:120%)
set up the value by PR4401 and PR4407

74.02224.073

424.46 PROCHOTx_CPU



Degilch Time Setting
125K -> Degilch time : 5us
375K -> Degilch time : 15us



CYNTec. 7*7*3
DCR: 37~40mOhm
I_{dc} : 5.5 A , I_{sat} : 10A

Charger Current=1.4~3.6A

68.4R71C.10K
2nd = 68.4R710.20D

84.03119.A37
2nd = 84.03119.A37

84.09067.A37
2nd = 84.09067.A37

84.03119.A37
2nd = 84.03119.A37

84.09067.A37
2nd = 84.09067.A37

84.03119.A37
2nd = 84.03119.A37

84.09067.A37
2nd = 84.09067.A37

84.03119.A37
2nd = 84.03119.A37

84.09067.A37
2nd = 84.09067.A37

84.03119.A37
2nd = 84.03119.A37

84.09067.A37
2nd = 84.09067.A37

84.03119.A37
2nd = 84.03119.A37

84.09067.A37
2nd = 84.09067.A37

84.03119.A37
2nd = 84.03119.A37

84.09067.A37
2nd = 84.09067.A37

84.03119.A37
2nd = 84.03119.A37

84.09067.A37
2nd = 84.09067.A37

84.03119.A37
2nd = 84.03119.A37


84.09067.A37
2nd = 84.09067.A37

84.03119.A37
2nd = 84.03119.A37

84.09067.A37
2nd = 84.09067.A37

84.03119.A37
2nd = 84.03119.A37

84.09067.A37
2nd = 84.09067.A37



Battery OCP		R3	R4
6 Cell (3S2P)	7A	105K	52.3K
4 Cell (4S1P)	4A	165K	52.3K

Battery UVP		R5	R6
6 Cell (3S2P)	9V	165K	71.5K
4 Cell (4S1P)	12V	110K	71.5K

Battery OVP		R7	R8
6 Cell (3S2P)	13.2V	90.9K	71.5K
4 Cell (4S1P)	17.6V	51.1K	71.5K

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
2/F, 88, Sec.1, Hsin Te Rd, Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

CHARGER HPA02224

Brook BH

Doc No: CHARGER_HPA02224

Rev: -1M

Date: Wednesday, February 17, 2010

Printed: 44 of 155

SSID = PWR.Plane.Regulator_3p3v5v







Figure 6. RT6575B Timing




11/18 R4913 and R4914 need to change R4513and R4514



SSID = CPU.Regulator

	15W	28W	note
PR4614	680K	523K	Setting IMAX
PR4617	100K	100K	Freq=1.2M Hz
PR4611	475K	383K	15W
PR4612	75K	75K	OCF
PR4607	2K87	2K87	LL
PT1001	DY	Mount	POS-CAP




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			TPS51624 CPUCORE(1/2)		
Size	Document Number		Rev		
Custom	Brook BH		-1M		
Date:	Wednesday, February 04, 2015	Sheet	46	of	106

<http://sualaptop365.edu.vn>











Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51624 CPU CORE(2/2)		
Size	Document Number	Rev
B	Brook BH	-1M
Date:	Wednesday, February 04, 2015	Sheet 47 of 106



VID vs Vref Table
 VID Logic-High => Vref = 0.675 V
 VID Logic-Low => Vref = 0.75 V
 note. Vref can only be changed from 0.675v to 0.75v after power-on

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC to DC 1D05V(SY8208D)**

Size A3	Document Number	Rev -1M
Date: Thursday, February 05, 2015	Sheet 48 of 106	

SSID = PWR.Plane.Regulator_lp2v0p6v

RT8231 for VDDQ



<http://sualaptop365.edu.vn>


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
RT8231(VDDQ_VTT)		
Size	Document Number	Rev
Custom	Brook BH	-1M
Date:	Wednesday, February 11, 2015	Sheet 49 of 106

TLV70215 for 1D5V_S0
Enable=1.5V
Disable=0.4V




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH




緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
1D5V_S0 SYW232			
Size Custom	Document Number		Rev
	Brook BH		-1M
Date:	Wednesday, February 04, 2015	Sheet 51 of	106

Main Func = LCD



Pin count		EDP 4Lans+CCD
1		GND
2		eDP_AUX_CON_P
3		eDP_AUX_CON_N
4		GND
5		eDP_TX_CON_P0
6		eDP_TX_CON_N0
7		GND
8		eDP_TX_CON_P1
9		eDP_TX_CON_N1
10		GND
11		eDP_TX_CON_P2
12		eDP_TX_CON_N2
13		GND
14		eDP_TX_CON_P3
15		eDP_TX_CON_N3
16		eDP_HPD_CON
17		LCDVDD(3V)
18		LCDVDD(3V)
19		LCDVDD(3V)
20		LCDVDD(3V)
21		TOUCH_DET#
22		TOUCH_GND/TOUCH_RST
23		TOUCH_EN/TOUCH_INT
24		Touch_PWR(3V5V)
25		USB_PNP/SCL
26		USB_PNP/SDA
27		3D3V_CAMERA_S0
28		USB_CAMERA_P
29		USB_CAMERA_N
30		GND
31		GND
32		GND
33		GND
34		GND
35		
36		
37		DCBATOUT_LCD
38		DCBATOUT_LCD
39		DCBATOUT_LCD
40		DCBATOUT_LCD




Inverter Power




T-COM Power



Camera Power



Touch panel Power



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD Connector**

Size A3 Document Number: **Brook BH** Rev: **-1M**

Date: Thursday, February 12, 2015 Sheet 55 of 106

SSID = Display

VGA RTD2168

Embedded LDO

Select VCCK_V12 source from external 1.2V or embedded LDO

close to pin25

LDO_EN(PIN21)	
0	1
VCCK_V12 from External 1.2V	VCCK_V12 from Embedded LDO

close to pin24

close to pin5

close to pin9

close to pin20

those component need to close

L5601~3 change to 68.00084.B61

20140926 Rober

20141013 Rober

close to pin19

83.R5003.C8F
2ND = 83.R5003.H8H
3rd = 83.5R003.08F

AFTP TESTPOINT

CRT_DDCDATA_CON	>>>	CRT_DDCDATA_CON	89
CRT_DDCCLK_CON	>>>	CRT_DDCCLK_CON	89
CRT_RED_CON	>>>	CRT_RED_CON	89
CRT_GREEN_CON	>>>	CRT_GREEN_CON	89
CRT_BLUE_CON	>>>	CRT_BLUE_CON	89
CRT_VSYNC_CON	>>>	CRT_VSYNC_CON	89
CRT_HSYNC_CON	>>>	CRT_HSYNC_CON	89

Mode Configure Table (Power On Latch)

POL1_SCL(PIN23)	POL1_SDA(PIN22)	
	0	1
0	X	EP MODE
1	ROM ONLY MODE	EEPROM MODE

RTD2168 Supports three operation mode for systemdesign.
Reserve 4.7K resistor pull high/low for mode selection
ROM ONLY Mode: PIN22 pull low, PIN23 pull high
EP Mode: PIN22 pull high, PIN23 pull low
EEPROM Mode: PIN22 pull high, PIN23 pull high

EEPROM MODE

VENDOR CHECK

In EEPROM mode, an additional EEPROM is needed. EEPROM should configure with following conditions.

- EEPROM with a size of 16K-Byte
- EEPROM device should be 2-byte addressing device
- Slave address should configure as 0xA6

20.20984.015
2nd = 20.20938.015

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VGA RTD2168**

Size A3	Document Number	Rev
	Brook BH	-1M

Date: Thursday, February 12, 2015 Sheet 56 of 106

SSID = Wireless Mini Card Connector(802.11a/b/g/n)



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Mini Card WLAN**

Size A3 Document Number: **Brook BH** Rev: **-1M**

Date: Wednesday, February 11, 2015 Sheet 61 of 106

SSID = mSATA

Mini Card Connector(mSATA)

17.2.6 General Guidelines for mSATA (Gen 2 and Gen 3) Routing on SATA/PCIe muxed Ports

The below table summarizes the AC cap requirements on the motherboard when using the SATA/PCIe muxed ports.

Table 17-6. SATA/PCIe Gen 2 and Gen 3 Capacitor Values

Condition	PCIe Only	SATA Only	PCIe/SATA
PCH Tx	100 nF	10 nF	100 nF
PCH Rx	None	10 nF ²	None ³

Notes:

- For PCIe only application, please refer to the PCIe guidelines for details.
- For SATA only application, both PCH Tx and PCH Rx channels need to have 10 nF caps on the motherboard. This option supports all SATA devices. However, the PCH Rx 10 nF capacitor can be removed if DC coupled ODDs/devices are NOT used.
- For PCIe/SATA muxed application, a 100 nF AC cap is required on motherboards for PCH Tx channel and NO AC cap is required on motherboard for the PCH Rx channel. This option DOES NOT support DC coupled ODDs/Devices.






Table 27. Socket 2 Module Configuration

State #	Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration ²
	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	N/C	GND	GND	SSD - PCIe	N/A

Pin define from PCH and socket side.

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

** Native: Internal Pull-Up (15k-40k) when function.

Pin define from PCH and socket side.

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

** Native: Internal Pull-Up (15k-40k) when function.

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
MSATA Conn		
Size A3	Document Number	Rev
	Brook BH	-1M
Date: Thursday, February 12, 2015	Sheet 63	of 106

SSID = User.Interface


Power Button_LED





Power STDBY_LED




Battery LED2 (DC_BATFULL)



Battery LED1 (CHARGE)



Power Button



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通






Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title LED Bard/Power Button		
Size A4	Document Number Brook BH	Rev -1M
Date: Wednesday, February 04, 2015	Sheet 64 of 106	

Precision Touch Pad




I2C Addr. = 0X2C (Synaptics)

Pin Number	Pin Name	Description
1	VDD	Power Supply Voltage
2	PS2_CLK	PS2 Clock
3	PS2_DAT	PS2 Data
4	GND	Ground
5	I2C_DATA	I2C Data
6	I2C_CLK	I2C Clock
7	ATTN	Attention
8	SENSOR_OFF	Sensor Off



- 89 EC_TP_CLK_C <<< EC_TP_CLK_C
- 89 EC_TP_DATA_C <<< EC_TP_DATA_C
- 89 I2C1_DATA_TP <<< I2C1_DATA_TP
- 89 I2C1_CLK_TP <<< I2C1_CLK_TP
- 89 TP_IN#_R <<< TP_IN#_R
- 89 TP_LID_CLOSE# <<< TP_LID_CLOSE#

Internal Keyboard Connector



- KB_BL_DET_R >>> KB_BL_DET_R 89
- KB_LED_PWM_D >>> KB_LED_PWM_D 89

Row	Col	Pin	Signal													
C07	14	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60
C06	38	47	48	49	50	51	52	53	54	55	56	57	58	59	60	
C05	30	37	38	39	40	41	42	43	44	45	46	47	48	49	50	
C04	35	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60
C03	3	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52
C02	32	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58
C01	39	48	49	50	51	52	53	54	55	56	57	58	59	60		

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



Brook BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**

Size: Custom Document Number: **Brook BH** Rev: **-1M**

Date: Wednesday, February 04, 2015 Sheet: 65 of 106



USB_CON_PN2_C >>> USB_CON_PN2_C 89

USB_CON_PP2_C >>> USB_CON_PP2_C 89

USB_CON_PN3_C >>> USB_CON_PN3_C 89

USB_CON_PP3_C >>> USB_CON_PP3_C 89


AFTP TEST POINT

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
IO Board			
Size A4	Document Number Brook BH		Rev -1M
Date: Wednesday, February 04, 2015	Sheet 66	of 66	106

<http://sualaptop365.edu.vn>



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
Custom

Document Number

Brook BH

Rev

-1M

Date: Wednesday, February 04, 2015

Sheet 67 of


106

SSID = User.Interface

G Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



SDO="H"; address="3Ah"
*SDO="L"; address="38h"

*CS="H"; mode="I2C"
CS="L"; mode="SPI"

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
G-SENSOR			
Title	Document Number		Rev
Size A3	Brook BH		-1M
Date: Wednesday, February 04, 2015	Sheet 69	of 106	









Figure 18-11. GC6 2.0 High-level Signal Connection Concept

3.4.2 PCI Express Power Decoupling and Filtering

Table 3-16. PEX_IOVDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB28-64/ GB2-64	1.0 μ F	X65	0402	Under GPU
	4.7 μ F	X65	0603	Near GPU
	10 μ F	X5R	0805	Midway between GPU and Power Supply
GB48-128 GB38-256	22 μ F	X5R	0805	Midway between GPU and Power Supply
	1.0 μ F	X65	0402	Under GPU
GB38-256	4.7 μ F	X65	0603	Under GPU
	10 μ F	X5R	0805	Midway between GPU and Power Supply
GB38-256	22 μ F	X5R	0805	Midway between GPU and Power Supply

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB28-64/ GB2-64	1.0 μ F	X65	0402	Under GPU
	4.7 μ F	X65	0603	Near GPU
	10 μ F	X5R	0805	Midway between GPU and Power Supply
GB28-64/ GB2-64	22 μ F	X5R	0805	Midway between GPU and Power Supply






Table 6-4. Mode E Command Mapping


N16x DDR3 Mode E	Rank 0		Rank 1	
	Data Bits [31:0]	Data Bits [63:32]	Data Bits [31:0]	Data Bits [63:32]
FBx_CMD0	ODT		ODT	
FBx_CMD1			CS1*	
FBx_CMD2	CS0*			
FBx_CMD3	CKE		CKE	
FBx_CMD4	A9	A9	A11	A11
FBx_CMD5	A6	A6	A7	A7
FBx_CMD6	A3	A3	BA1	BA1
FBx_CMD7	A0	A0	A12	A12
FBx_CMD8	A8	A8	A8	A8
FBx_CMD9	A12	A12	A0	A0
FBx_CMD10	A1	A1	A2	A2

N16x DDR3 Mode E	Rank 0		Rank 1	
	RA5*	RA5*	RA5*	RA5*
FBx_CMD11	RA5*	RA5*	RA5*	RA5*
FBx_CMD12	A13	A13	A14	A14
FBx_CMD13	BA1	BA1	A3	A3
FBx_CMD14	A14	A14	A13	A13
FBx_CMD15	CAS*	CAS*	CAS*	CAS*
FBx_CMD16		ODT		ODT
FBx_CMD17				CS1*
FBx_CMD18		CS0*		
FBx_CMD19		CKE		CKE
FBx_CMD20	RST	RST	RST	RST
FBx_CMD21	A7	A7	A6	A6
FBx_CMD22	A4	A4	A5	A5
FBx_CMD23	A11	A11	A9	A9
FBx_CMD24	A2	A2	A1	A1
FBx_CMD25	A10	A10	WE*	WE*
FBx_CMD26	A5	A5	A4	A4
FBx_CMD27	BA2	BA2		
FBx_CMD28	WE*	WE*	A10	A10
FBx_CMD29	BA0	BA0	BA0	BA0
FBx_CMD30			BA2	BA2
FBx_CMD31				
FBx_CMD32				
FBx_CMD33				
FBx_CMD34	DBG0			
FBx_CMD35	DBG1			


Notes:
 1. Not available in G82-64 and G82B-64 packages.
 2. GPU debug pins; not connected to DRAM. See section 6.1.11.

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
G82-64/ G82B-64	FBx_PLL_AVDD	0.1 uF X7R	0402	2	Under GPU
	FB_DLL_AVDD	22 uF X5R	0605	1	Near GPU
	Combined	Bead Type			
		30 Ohm (ESR=0.010 Ohm)	0603	1	Near GPU

Memory ODTx, CKEx and RST Termination




FBCLK Termination placed near each VRAM at board edge side



CHECK N16 Design guide P.98 Table 6-7


Table 3-6. NVDD Decoupling Footprint and Population

GPU Package Type	Capacitor Type	Footprint	Population	Location	Comments
GB2B-64 / GB2-64	4.7 μ F	X6S 0603	10	Under GPU	
	1 μ F	X6S 0402	4	Under GPU	
	47 μ F	X5R 0805	1	Near GPU	
	22 μ F	X5R 0805	1	Near GPU	
	4.7 μ F	X5R 0805	5	Near GPU	
	330 μ F	POS 7343	1	Near GPU	ESR \leq 6 m Ω



Power current=26A


Power current=60mA



Power current=1.37A

Table 3-9. DDR3 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/GB2-64 DDR3	0.1 μ F	X7R 0402	2	Under GPU
	1 μ F	X7R 0603	2	Under GPU
	4.7 μ F	X6S 0603	2	Under GPU
	10 μ F	X5R 0805	1	Near GPU
	22 μ F	X5R 0805	1	Near GPU






Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission




Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Main Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.



File: GPU (POWER/GND)
Size: Document Number: Brook BH
Date: Wednesday, February 24, 2010 Sheet: 80 of 108



78.82,83.84 FBA_D[63..0] <<<



78.82,83.84 FBA_D[63..0] <<<



FOR VRAM1






Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type	Population		Location		
	FBVDDQ	FBVDD			
0.1 μF	X7R	0402	2	Under DRAM	
1.0 μF	X7R	0603	4	Under DRAM	
10 μF	X5R	0805	0	Close to DRAM	
FBVDD/Q Separate					
0.1 μF	X7R	0402	4	2	Under DRAM
1.0 μF	X7R	0603	3	1	Under DRAM
10 μF	X5R	0805	0	0	Close to DRAM

Note: *Location is close to DRAM, for clamshell mode.

FOR VRAM2



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title		
GPU-VRA1,2 (1/4)		
Size	Document Number	Rev
Custom	Brook BH	-1M
Date: Wednesday, February 04, 2015	Sheet 81 of 106	







Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type	Population		Location	
	FBVDDQ	FBVDD		
FBVDD/Q Combined				
0.1 μF	X7R	0402	2	Under DRAM
1.0 μF	X7R	0603	4	Under DRAM
10 μF	X5R	0805	0	Close to DRAM
FBVDD/Q Separate				
0.1 μF	X7R	0402	4	Under DRAM
1.0 μF	X7R	0603	3	Under DRAM
10 μF	X5R	0805	0	Close to DRAM

Note: *Location is close to DRAM for clamshell mode.



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM3,4 (2/4)**

Size: Custom Document Number: **Brook BH** Rev: **-1M**

Date: Wednesday, February 04, 2015 Sheet 82 of 106









Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type	Population			Location
	FBVDDQ	FBVDD		
FBVDD/Q Combined				
0.1 μF	X7R	0402	2	Under DRAM
1.0 μF	X7R	0603	4	Under DRAM
10 μF	X5R	0805	0	Close to DRAM
FBVDD/Q Separate				
0.1 μF	X7R	0402	4	Under DRAM
1.0 μF	X7R	0603	3	Under DRAM
10 μF	X5R	0805	0	Close to DRAM

Note: *Location is close to DRAM, for clamshell mode.



<http://sualaptop365.edu.vn>

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


Brook BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM7,8 (4/4)**



Size	Document Number	Rev
Custom	Brook BH	-1M

Date: Wednesday, February 04, 2015 Sheet 83 of 106



PWM-VID Spec and Component Values

PWM-VID Specification				
	Config A	Config B	Config C	Config D
Vmin	V 0.6	0.6	0.65	0.9
Vmax	V 1.2	1.2	1.45	1.15
Vboot	V 0.875	0.9	0.9	1.028
Voltage Step Vstep	mV 6.25	6.25	25	12.5
Number of Voltage Levels N	level 96	96	20	20
PWM Frequency F _{PWM}	kHz 1.125	1.125	0.676	0.676
PWM Minimum Pulse Width T _{min}	ns 9.26	9.26	74	74
VID Transient Time T	ns -100	-100	-100	-100
Component Value				
R1 (1%)	kΩ 39	20	39	27
R2 (1%)	kΩ 39	20	30	7.5
R3 (1%)	kΩ 1.5	2	3	0
R4 (1%)	kΩ 30	18	24	6.2
R5 (1%)	kΩ 1.5	0	3	1.74
C	nF 1.5	2.7	1.8	5.6




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BL

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	RT8812A VGA CORE		
Size	Document Number		Rev
Custom	Brook BL		-1M
Date:	Wednesday, February 04, 2015	Sheet 85 of	106




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
DISCHARGE		
Size	Document Number	Rev
A4	Brook BH	-1M
Date:	Wednesday, February 04, 2015	Sheet 87 of 106





Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TPM (NPCT650)			
Size	Document Number		Rev
A4	Brook BH		-1M
Date:	Wednesday, February 04, 2015	Sheet	91 of 106

<http://sualaptop365.edu.vn>



Intel-Power Up Sequence



HASWELL POWER UP SEQUENCE DIAGRAM



<http://sualaptop365.edu.vn>



<http://sualaptop365.edu.vn>

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Power Block Diagram**

Size A3	Document Number Brook BH	Rev -1M
Date: Wednesday, February 04, 2015	Sheet 103 of 106	


PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **THERMAL/AUDIO BLOCK DIAGRAM**

Size Custom	Document Number Brook BH	Rev -1M
Date: Wednesday, February 04, 2015	Sheet 105 of 106	