

MODEL NAME : VAW11
PROJECT CODE : ANRVAW1100
PCB NO : LA-9102P (Mars Pro)
DA60000UU00 LA-9102P M/B
DA40001G400 LS-9105P POWER BUTTON/B
DA40001FP00 LS-9102P USB/B
DA40001FQ00 LS-9103P TP BUTTON/B
DA40001FR00 LS-9104P ODD/B

www.666fix.com 好修网

Dell / Compal Confidential

Schematic Document

Intel Chief River

Ivy Bridge (BGA) + Panther Point

OAK 17" UMA/DIS AMD Mars Pro

2012-09-25
 Rev: 1.0

46@ : for 46 level

@ : Nopop Component

CONN@ : Connector Component

KB9012@ : ENE KB9012 Implemented

UMA@ : Only for UMA

EMC@ : EMI/ESD parts

GCLK@ : Green CLK implemented

GCLKUMA@ : Green CLK for UMA

GCLKDIS@ : Green CLK for DIS

XTAL@ : X'tal implemented

XTALDIS@ : X'tal with DIS implemented

R1@ : R1 P/N

R3@ : R3 P/N

i3R1@ : CPU i3-3217 1.8G

i3VOSR1@ : CPU i3-2365 1.4G

i5R1@ : CPU i5-3317 1.7G

i7R1@ : CPU i7-3517 1.9G

CEL1@ : CPU Celeron 887 1.5G

PENR1@ : CPU Pentium 997 1.6G


DIS@ : Only for Discrete

TH@/THR1@ : Thames-XT


MS@/MSR1@ : Mars Pro


X76@ :

SPI-ROM & VRAM Group



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2013/09/30	
2012/09/25				Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Document Number	
				LA-9102P	
				Rev	
				1.0	
				Date	
				Tuesday, September 25, 2012	
				Sheet 1 of 57	





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DB block diagram
Size	Document Number	Rev	1.0	
Date	Tuesday, September 25, 2012	Sheet	3	of 57

Board ID Table for AD channel

Vcc	3.3V +/- 5%
Ra	100K +/- 5%

Board ID	Rb	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max	EC AD3
0	0	0 V	0 V	0.155 V	0x00-0x0C
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V	0x0D-0x1C
2	18K +/- 5%	0.375 V	0.503 V	0.621 V	0x1D-0x30
3	33K +/- 5%	0.634 V	0.819 V	0.945 V	0x31-0x49
4	56K +/- 5%	0.958 V	1.185 V	1.359 V	0x4A-0x69
5	100K +/- 5%	1.372 V	1.650 V	1.838 V	0x6A-0x8E
6	200K +/- 5%	1.851 V	2.200 V	2.420 V	0x8F-0xBB
7	NC	2.433 V	3.300 V	3.300 V	0xBC-0xFF

BOARD ID Table


ID	PCB Revision
0	0.1
1	0.1
2	0.2
3	0.2
4	0.3
5	0.3
6	1.0
7	1.0

Project ID Table

ID	Project Revision
0	
1	
2	
3	
4	
5	UMA
6	DIS THAMES
7	DIS MARS PRO

SMBUS Control Table

	SOURCE	MINI1	MINI2	BATT	SODIMM	Express Card	Thermal Sensor	FFS	VGA Thermal Sensor	VGA	XDP	Charger
EC_SMB_CK1 EC_SMB_DA1	KB9012			V								V
EC_SMB_CK2 EC_SMB_DA2	KB9012								V	V		
PCH_SML0CLK PCH_SML0DATA	PCH											
PCH_SML1CLK PCH_SML1DATA	PCH											
MEM_SMBCLK MEM_SMBDATA	PCH	V	V		V	V		V			V	



PCH	USB PORT#	DESTINATION
	0	USB conn.2
	1	USB conn.1
	2	USB conn.3
	3	USB conn.4 (DB)
	4	NC
	5	NC
	6	NC
	7	NC
	8	MINI CARD (WLAN)
	9	NC
	10	Card Reader
	11	Camera
	12	NC
13	NC	


CLK	DIFFERENTIAL	DESTINATION	FLEX CLOCKS	DESTINATION
	CLKOUT_PCIE0	10/100 LAN	CLKOUTFLEX0	None
	CLKOUT_PCIE1	MINI CARD WLAN	CLKOUTFLEX1	None
	CLKOUT_PCIE2	None	CLKOUTFLEX2	None
	CLKOUT_PCIE3	None	CLKOUTFLEX3	None
	CLKOUT_PCIE4	None		
	CLKOUT_PCIE5	None		
	CLKOUT_PCIE6	None		
	CLKOUT_PCIE7	None		
CLKOUT_PEG_B	None			

CLKOUT	DESTINATION
PCI0	PCH_LOOPBACK
PCI1	EC LPC
PCI2	None
PCI3	None
PCI4	None


SATA	DESTINATION
SATA0	HDD
SATA1	None
SATA2	ODD
SATA3	None
SATA4	None
SATA5	None

PCI EXPRESS	DESTINATION
Lane 1	10/100 LAN
Lane 2	MINI CARD (WLAN)
Lane 3	None
Lane 4	None
Lane 5	None
Lane 6	None
Lane 7	None
Lane 8	None


Symbol Note :




- (1) PEG_RCMP0 (G4) use 4mil connect to PEG_ICOMPI, then use 4mil connect to RC1.
- (2) PEG_ICOMPU use 12mil connect to RC1








Trace length
Max is 500 mils



PEG_ICOMPI and RCMP0 signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
PEG_ICOMPU signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms




eDP_COMPIO and ICOMPU signals should be shorted near balls and routed with typical impedance <25 mohms



AV8063801058002-SRONB-L1-1.7G_BGA1023-D

Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	PROCESSOR(2/6) PM.XDP.CLK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Date		Rev
	LA-9102P	Tuesday, September 25, 2012		1.0
		Sheet		6 of 57

<11> DDR_A_D[0..63]




DDR SYSTEM MEMORY A

AV8063801058002-SR0N8-L1-1.7G_BGA1023-D


<11> DDR_A_BS0
 <11> DDR_A_BS1
 <11> DDR_A_BS2

<11> DDR_A_CAS#
 <11> DDR_A_RAS#
 <11> DDR_A_WE#



AV8063801058002-SR0N8-L1-1.7G_BGA1023-D

<12> DDR_B_D[0..63]



DDR SYSTEM MEMORY B



AV8063801058002-SR0N8-L1-1.7G_BGA1023-D

<12> DDR_B_BS0
 <12> DDR_B_BS1
 <12> DDR_B_BS2

<12> DDR_B_CAS#
 <12> DDR_B_RAS#
 <12> DDR_B_WE#





AV8063801058002-SR0N8-L1-1.7G_BGA1023-D




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Rev	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9102P	
				Date:	Tuesday, September 25, 2012
				Sheet	7 of 57

CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x

CFG2	1: (Default) Normal Operation; Lane # definition matches socket pin map definition *0: Lane Reversed
------	---




Display Port Presence Strap

CFG4	*1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port
------	---




PCIe Port Bifurcation Straps

CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled *10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
----------	---



PEG DEFER TRAINING


CFG7	*1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training
------	--




Iccmax current changed for PDDG Rev0.7

CPU Power Rail Table		
Voltage Rail	Voltage	80 Iccmax Current (A)
VCC	0.65-1.3	53
VCCIO	1.05/1	8.5
VAXG	0.0-1.1	33
VCCPLL	1.8	1.2
VDDQ	1.5	5
VCCSA	0.65-0.9	6
+1.5V_MEM	1.5	12-16 *

* Description
 5A to Mem controller(+1.5V_CPU_VDDQ)
 5-6A to 2 DIMMs/channel
 2-5A to +1.5V_RUN & +0.75V_DDR_VTT




Security Classification		Compal Secret Data		Title		
Issued Date	2012/09/25	Deciphered Date	2013/09/30	PROCESSOR(6/6) PWR,VSS		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				LA-9102P	1.0	
				Date:	Tuesday, September 25, 2012	Sheet 10 of 57






Layout Note:
Place near JDIMM1



All VREF traces should have 10 mil trace width



Layout Note:
Place near JDIMM1.203,204




Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	DDR III DIMMA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA9102P	Rev 1.0
				Date:	Tuesday, September 25, 2012 [Sheet 11 of 57]





Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket

All VREF traces should
have 10 mil trace width

Layout Note:
Place near JDIMMB



















Layout Note:
Place near JDIMMB.203,204










SP07000P700

Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	DDR III DIMMB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	1.0	
Date:	Tuesday, September 25, 2012	Sheet	12	of 57






Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Rev	
2012/09/25		2013/09/30		PCH (1/8) SATA/HDA/SPI/LPC	
This sheet of engineering drawing is the proprietary property of Compal Electronics, Inc. and contains confidential and trade secret information. This sheet may not be transferred from the custody of the competent division of R&D Department except as authorized by Compal Electronics, Inc. Neither this sheet nor the information it contains may be used by or disclosed to any third party without prior written consent of Compal Electronics, Inc.		Size		Document Number	
		LA-9102P		Rev 1.0	
Date:		Tuesday, September 25, 2012		Sheet 13 of 57	




10/100 LAN ---->
 WLAN (Mini Card)---->






*PCIE REQ power rail:
 suspend: 0 3 4 5 6 7
 core: 1 2




Total device
 20090512
 add double mosfet prevent
 ATI M92 electric leakage




If use external CLK gun, please place close to CLK gun
 also, please place close to PCH



Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	PCH (2/8) PCIE/SMBUS/CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9102P	Rev 1.0
				Date:	Tuesday, September 25, 2012 Sheet 14 of 57





Intel Anti-Theft Technology	
NV_ALE	High=Enabled
	Low=Disable(floating) *

SSI:
Port 1 USB Conn 1
Port 2 USB Conn 2
Port 3 USB Conn 3

PT:
Port 1 USB Conn JUSB2
Port 2 USB Conn JUSB1
Port 3 Cancel

SSI:
Port 0 USB Conn 1
Port 1 USB Conn 4 (DB)
Port 2 USB Conn 2
Port 3 USB Conn 3
Port 4 Mini Card (WLAN)
Port 6 Card Reader
Port 12 Camera


PT:
Port 0 USB Conn JUSB2
Port 1 USB Conn JUSB1
Port 2 USB Conn JUSB3
Port 3 USB Conn 4 (DB)
Port 8 Mini Card (WLAN)
Port 9 Touch panel
Port 10 Card Reader
Port 11 Camera


Reserve for ESD
CH104 2 1 PCH_PLTRST#
0.1u_0402_16V7K
Please close to PCH

Reserve for RF please close to PCH
CH1 2 1 CLK_PCH
10P_0402_50V8J


Within 500 mils
RH143 2 2.6_0402_1K



Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	PCH (4/8) PCI/USB/NVRAM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9102P	Rev 1.0
				Date:	Tuesday, September 25, 2012
				Sheet	16 of 57






PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLRDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06






Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev PCH (8/8) VSS Document Number LA-9102P Date: Tuesday, September 25, 2012 Sheet 20 of 57


LCD PWR CTRL




LVDS Conn.




LCD backlight PWR CTRL




*** Reserved for EMI/ESD/RF need to close to JLVDS**



Webcam PWR CTRL










*** Reserved for LCD sequence tuning**




Security Classification		Compal Secret Data		Title Compal Electronics, Inc.		
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Title	LVDS/webcam	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Size	Document Number LA-9102P				Rev	1.0
Date:	Tuesday, September 25, 2012	Sheet	21	of	57	

<15>	HDMI_A3N_VGA	CV32	2	1	0.1U_0402_10V7K-D	TMDS_TXCN
<15>	HDMI_A3P_VGA	CV33	2	1	0.1U_0402_10V7K-D	TMDS_TXCP
<15>	HDMI_A6N_VGA	CV36	2	1	0.1U_0402_10V7K-D	TMDS_TXCN
<15>	HDMI_A6P_VGA	CV37	2	1	0.1U_0402_10V7K-D	TMDS_TXCP
<15>	HDMI_A1N_VGA	CV38	2	1	0.1U_0402_10V7K-D	TMDS_TXIN
<15>	HDMI_A1P_VGA	CV39	2	1	0.1U_0402_10V7K-D	TMDS_TXIP
<15>	HDMI_A2N_VGA	CV40	2	1	0.1U_0402_10V7K-D	TMDS_TX2N
<15>	HDMI_A2P_VGA	CV41	2	1	0.1U_0402_10V7K-D	TMDS_TX2P




46@ ROYALTY HDMI W/LOGO	
Part Number	Description
8000000028M	HDMI W/Logo:8000000028M

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		HDMI	
2012/09/25		2013/09/30		LA-9102P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date:		Sheet	Rev
LA-9102P	LA-9102P	Tuesday, September 25, 2012		22 of 57	1.0







Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev LA-9102P 1.0
Date: Tuesday, September 25, 2012				Sheet 23 of 57


GFX PCIE LANE REVERSAL




LVDS Interface



Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	216-0833000-A11-THAMES-XT-M2_FCBGA962-D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title ATI ThamesXT M2 PCIE/LVDS Size Document Number LA-9102P Date: Tuesday, September 25, 2012 Sheet 24 of 57
Rev	1.0			



Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
Samsung 1GB SA00004GS0L(R1)	RV68	RV69	RV72
Samsung 1GB SA00004GS1L(R3)	0	1	0
Hynix 1GB SA00004I53L	RV67	RV70	RV72
Micron 1GB SA00004Y20L(R1)	1	1	1
Samsung 2GB SA00005SH0L(R1)	RV68	RV69	RV71
Samsung 2GB SA00005SH1L(R3)	0	1	1
Hynix 2GB SA00003Y02L(R1)	RV67	RV70	RV71
Micron 2GB SA00003Y03L(R3)	1	0	1
Micron 2GB SA00005XB0L(R1)	RV67	RV70	RV71
Micron 2GB SA00005XB1L(R3)	1	0	1



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET



STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS	RECOMMENDED SETTINGS
TX_PWR5_ENB	GPI00	PCI FULL TX OUTPUT SWING	0: 50% swing 1: full swing	X
TX_DEEMPH_EN	GPI01	PCI TRANSMITTER DE-EMPHASIS	1: enable 0: disable	X
RSVD	GPI02	Advertises PCIe speed when compliance test	0: 2.5G/s 1: 5G/s	0
RSVD	GPI08	RESERVED		0
BF_VGA_DIS	GPI09	VGA ENABLED	0: disable 1: enable	X
RSVD	GPI21	RESERVED		0
BIOS_ROM_EN	GPI02_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0: disable 1: enable	X
ROMDCFG(2:0)	GPI0(13:1)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT		XXX
WP_DEVICE_STRAP_ENA	V25VNC	IGNORE WP DEVICE STRAPS		0
RSVD	H2SYNC			0
RSVD	GENERIC			0
AUD[1]	HSYNC	AUD[1]AUD[0]	0: 0 No audio function 0: 1 Audio for DisplayPort and HDMI if dongle is detected 1: 0 Audio for DisplayPort only 1: 1 Audio for both DisplayPort and HDMI	11
AUD[0]	VSYNC			

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOS ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET

GPI021	H2SYNC	GENERIC	GPI02	GPI08
--------	--------	---------	-------	-------

Mars Pro MLPS	RV241	RV242	RV243	Bits [3:1]
Hynix	NC	4.75K		000
Samsung	8.45K	2K		001
Micron	4.75K	NC		111


STRAPS




Add 12/6 for MLPS 0402 1% resistors are required.

TX_PWR5_ENB	GPI00	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)
TX_DEEMPH_EN	GPI01	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)

Internal VGA Thermal Sensor




VGA Thermal Sensor ADM1032ARMZ







55mA@1.0V, in BACO mode


Circuits to support BACO




Note:
 PX4.0 +VGA_CORE, VDDCI, +1.5VGS ON
 PX4.0 +3VGS, +1.0VGS, +1.8VGS OFF
 PX5.0 +3VGS, +VGA_CORE, VDDCI, +1.5VGV, +1.0VGS, +1.8VGS OFF




+1.5VGPU TO +1.5VGS



+3.3VS TO +3.3VGS




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Title	ATI ThamesXT M2 BACO POWER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	LA-9102P			Rev
Date:	Tuesday, September 25, 2012	Sheet	26	of	57



MLPS Bit	AMD recommended setting			
	strap	R_PU	R_PD	C
PS0:	11001	RV243=8.45K	RV201=2K	CV335=NC
PS1:	11000	RV237=NC	RV238=4.75K	CV329=NC
PS2:	00000	RV239=NC	RV240=4.75K	CV331=0.68u
PS3:	11000	RV241=NC	RV242=4.75K	CV333=NC





Thames/Seymour Only
Do not install for Heathrow/Mars Pro
PS_0 Should be tied to GND on Thames/Seymour

GND		GND	
AB30	PCIE_VSS#1	GND#1	A3
F34	PCIE_VSS#2	GND#2	AAT8
F36	PCIE_VSS#3	GND#3	AA18
G34	PCIE_VSS#4	GND#4	AA2
H34	PCIE_VSS#5	GND#5	AA21
H31	PCIE_VSS#6	GND#6	AA23
H34	PCIE_VSS#7	GND#7	AA33
H30	PCIE_VSS#8	GND#8	AA28
H34	PCIE_VSS#9	GND#9	AA6
J31	PCIE_VSS#10	GND#10	AA12
K31	PCIE_VSS#11	GND#11	AA15
K34	PCIE_VSS#12	GND#12	AA17
L31	PCIE_VSS#13	GND#13	AA20
L31	PCIE_VSS#14	GND#14	AA22
L34	PCIE_VSS#15	GND#15	AA24
M34	PCIE_VSS#16	GND#16	AA27
M31	PCIE_VSS#17	GND#17	AA11
N31	PCIE_VSS#18	GND#18	AA13
N34	PCIE_VSS#19	GND#19	AA16
P31	PCIE_VSS#20	GND#20	AA18
P34	PCIE_VSS#21	GND#21	AA22
R31	PCIE_VSS#22	GND#22	AA23
R34	PCIE_VSS#23	GND#23	AA28
T31	PCIE_VSS#24	GND#24	AA26
T34	PCIE_VSS#25	GND#25	AA28
U31	PCIE_VSS#26	GND#26	AA6
U34	PCIE_VSS#27	GND#27	AA12
V31	PCIE_VSS#28	GND#28	AA15
V34	PCIE_VSS#29	GND#29	AA17
W31	PCIE_VSS#30	GND#30	AA20
W34	PCIE_VSS#31	GND#31	AA22
X31	PCIE_VSS#32	GND#32	AA24
X34	PCIE_VSS#33	GND#33	AA27
Y31	PCIE_VSS#34	GND#34	AA11
Y34	PCIE_VSS#35	GND#35	AA13
Z31		GND#36	AA16
Z34		GND#37	AA18
		GND#38	AA22
		GND#39	AA23
		GND#40	AA28
		GND#41	AA6
		GND#42	AA12
		GND#43	AA15
		GND#44	AA17
		GND#45	AA20
		GND#46	AA22
		GND#47	AA24
		GND#48	AA27
		GND#49	AA11
		GND#50	AA13
		GND#51	AA16
		GND#52	AA18
		GND#53	AA22
		GND#54	AA23
		GND#55	AA28
		GND#56	AA6
		GND#57	AA12
		GND#58	AA15
		GND#59	AA17
		GND#60	AA20
		GND#61	AA22
		GND#62	AA24
		GND#63	AA27
		GND#64	AA11
		GND#65	AA13
		GND#66	AA16
		GND#67	AA18
		GND#68	AA22
		GND#69	AA23
		GND#70	AA28
		GND#71	AA6
		GND#72	AA12
		GND#73	AA15
		GND#74	AA17
		GND#75	AA20
		GND#76	AA22
		GND#77	AA24
		GND#78	AA27
		GND#79	AA11
		GND#80	AA13
		GND#81	AA16
		GND#82	AA18
		GND#83	AA22
		GND#84	AA23
		GND#85	AA28
		GND#86	AA6
		GND#87	AA12
		GND#88	AA15
		GND#89	AA17
		GND#90	AA20
		GND#91	AA22
		GND#92	AA24
		GND#93	AA27
		GND#94	AA11
		GND#95	AA13
		GND#96	AA16
		GND#97	AA18
		GND#98	AA22





VDDCI and VDDC should have separate regulators with a merge option on PCB
 For Madison, Park, Capilano, Robson, Seymour and Whistler, VDDCI and VDDC can share one common regulator

Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	ATI ThamesXT M2 Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	LA-9102P		Rev	1.0
Date: Tuesday, September 25, 2012 Sheet 28 of 57					



MEMORY INTERFACE A





MEMORY INTERFACE B



Co-lay Thames/Seymour/Mars Pro


	Thames M2	Seymour M2	Mars Pro
RV129	TH@	@	@
RV130	@	SE@	@
RV131	TH@	@	@
RV132	@	SE@	@
RV134	TH@	@	@
RV135	TH@	@	@
RV206	@	@	MS@
RV205	@	@	@

This basic topology should be used for DRAM RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and I Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM load and board to pass Reset Signal Spec. Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2










route 50ohms single-ended/100ohms diff and keep short Debug only, for clock observation, if not needed, DNI 5mil 5mil!

CHANNEL A: 256MB/512MB DDR3




CHANNEL B : 256MB/512MB DDR3














DL11 as close as possible to C27 and C32



3.3V : Enable switching regulator
0V : Disable switching regulator
10/100 : 100@ (LDO mode used)







Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	LAN RTL8105E
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Tuesday, September 25, 2012	Sheet	32	of 57



拉MS_D2_SD_CLK到Conn pin 13 SD_CLK
再打Via拉到pin 10 MS_D2


拉MS_CLK_SD_WP到Conn pin 5 MS_CLK
再打Via拉到pin 20 SD_W





SP071204100
LTCX004AK00

Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Card Reader RTSS179	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9102P	Rev 1.0
				Date: Tuesday, September 25, 2012	Sheet 34 of 57




+5VALW to +5VS











+3VALW to +3V_PCH









+3VALW to +3VS





+1.5V To +1.5VS



Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	DC/DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9102P	Rev 1.0
				Date:	Tuesday, September 25, 2012 Sheet 35 of 57




Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	USB3.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9102P	Rev
				Date: Wednesday, September 26, 2012	1.0
				Sheet	36 of 57




Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	MB to USB2.0 DB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Tuesday, September 25, 2012	Sheet	37	of 57

Mini WLAN/WIMAX H=6.7




Power Control for Mini blue




CC47靠近wlan connector




HDD LED




Battery LED









Power LED





Wireless LED




Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9102P	Rev 1.0
				Date:	Tuesday, September 25, 2012
				Sheet	38 of 57







Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9102P	Rev 1.0
				Date:	Tuesday, September 25, 2012 Sheet 39 of 57



Analog Board ID definition, Please see page 4.




Analog Project ID definition, Please see page 4.




Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	1.0
				Date:	Tuesday, September 25, 2012 [Sheet 40 of 57]

SATA HDD Conn.


+5V_HDD Source



ODD Power Control




* Key Board Back Light



Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	HDD/ ODD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9102P	Rev 1.0
				Date:	Tuesday, September 25, 2012 Sheet 41 of 57

Screw Hole





Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Compal Electronics, Inc.	Rev
			Screw Hole	1.0
			LA-9102P	
			Date: Tuesday, September 25, 2012	Sheet 42 of 57

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	21,39	LVDS	2012/05/17	SED	Add FHD Panel CE_ENABLE, DBC_ENABLE function from SED request	Add CE_EN, DBC_EN control pin to EC	0.2
2	21	LVDS	2012/05/22	SED	Follow SED team request disable CE_EN function	Change RV62 to DE-POP and RV100 to POP for disable CE_EN function	0.2
3	33	Audio codec	2012/05/23	CODEC	Follow CODEC vendor suggestion	Add NUBG JACK_PLUG delay circuit. Separate NET JACK_PLUG to => JACK_SENSE# & => JACK_PLUG#	0.2
4	16,21	Touch Screen	2012/05/29	HW	Add touch screen function	Add RV217, RV218, RV219, RV249, CV59, CV60, CV328, DV13, QV16, JTOUCH	0.2
5	39	Board ID	2012/05/30	HW	Board ID change for PT	Change RES from 8.2k_0402(SD028820180) to 33k_0402(SD028330280)	0.2
6	21,39	Touch Screen	2012/05/30	HW	Add touch screen function power control	Add NET TOUCH_ON# from JTOUCH to UEI.82(K89012) for TOUCH SCREEN PANEL power control	0.2
7	33	Audio codec	2012/05/30	HW	Follow RealTek suggestion remove, delete reserve MUTE circuit	Delete D1,QA1,QA2,QA3,RA24,RA26,RA60,RA62,RA68,RA109,CA72,CA73	0.2
8	15,16, 39,41	ESD	2012/05/30	ESD	ESD ask CAP for reserve	Reserve 0.1u/0402 CH104,C223,CH105,CE27,CE29	0.2
9	14	Green CLK	2012/05/30	HW	For Green CLK test	Change RH31,RH41,RV222 Ohm from "GCLK#" to "g" for break the clock signal to device	0.2
10	10,26,41	DC/DC	2012/05/31	HW	Change "+1.5V_CPU_VDDQ", "+1.5VS", "+1.5VGS" derating	Change RC150 330K/0402 to 2M/0402; RC151 100K/0402 to 470K/0402, R218 100K/0402 to 470K/0402, RV115 0/0402 to 2M/0403	0.2
11	41	DC/DC	2012/05/31	HW	For power sequence trunning	Change R215 to DE-POP	0.2
12	06,15,16, 39,41	ESD	2012/05/31	ESD	Follow ESD team request	Change 0.1u/0402 from "g" to POP	0.2
13	32	Green CLK	2012/06/15	HW	Change for Green CLK bom control	Change RL21,RL30 from "g" to "GCLK#"	0.2
14	41	DC/DC	2012/06/15	HW	For WLAN card power sequence issue	Change R24,R213 from 470K/0402 56K/0403	0.2
15	35,41	Schematic page modify	2012/06/18	HW	Schematic page modify for easily maintain.	Swap Page. 35 & Page 41.	0.2
16	41	ODD	2012/06/18	HW	Change component location for easily maintain.	Move CH9,CH10 from Page.13 to Page.41	0.2
17	39	FAN	2012/06/29	HW	Fan speed noise issue	Reserve 220p/0402 CE24	0.2
18	6	CPU	2012/06/29	ESD	System boot-up shot down issue.	Change CC151 from POP to "g"	0.2
19	21,35, 39,40,41	Circuit adjust	2012/07/01	HW	Circuit & page adjust for OAK 15" & OAK 17"	1. Swap P.35 & P.41 and move touch screen circuit from P.21 to P.41. 2. Swap P.39 & P.40 page no	0.2
20	40	LID SW	2012/07/01	HW	LID SW need a trace for debug and switch.	Add RE81 for LID SW.	0.2
21	25	GPU	2012/07/01	HW	Follow AMD request, MarsPro will used MPLs.	Change RV75,RV76,RV81 from "DIS#" to "TH#"	0.2
22	29	GPU	2012/07/01	HW	Follow AMD request, MEM_CALRP2 is not need for Mars ASIC now.	Change RV205 from "MS#" to "g"	0.2
23	38	MINI card	2012/07/03	HW	Power Control for Mini card didn't need	Change R17 to "g"	0.2
24	6	XDP	2012/07/06	HW	S3 return hang issue	Change RC89 from "g" to POP	0.2
25	23	GREEN CLK	2012/07/09	HW	Follow Green CLK FAE suggestion	1. Change UG1.2(+3VALW) & UG1.9(+3VALW) connect to +LAN_IO 2. Add R787 connect from +RTCBATT to C5.2 & UG1.10 3. Change C14 from 0.1u to 5p/0402 4. Change C8 connect from +3V_ALW to +LAN_IO 5. Add R788 0ohm/0402 from +RTCVCC to UG1 for GCLK & DH1 select	0.2
26	35	MOAT	2012/07/09	ESD	For ESD request reserve CAP.	Reserve those CAP for ESD MOAT.	0.2
27	18	LVDS	2012/07/10	HW	Change RES and reserve CAP for LVDS issue	Change RH185 from 0ohm-short to 0ohm/0805, and reserve CH106 1U/0402	0.2
28	41	Connector	2012/07/10	ME	For ME request	Change JBTB1 footprint from SP02000G800 (GLD) to SP02000MJ00	0.2
29	13	PCH	2012/07/11	ESD	Follow ESD team request	Add RH44,RH46,RH70 & NET PCH_JTAG_FMS_R, PCH_JTAG_TDI_R, PCH_JTAG_TDO_R for break signal trace	0.2
30	40	PCH	2012/07/11	ESD	Follow ESD team request	1. Change NET_NAME "NS9110727" to "WL_BT_LED#_R" 2. Reserve 0.1u/0402 on "WL_BT_LED#_R" for ESD	0.2
31	21	LVDS	2012/07/11	HW	Reserve for CE function for LVDS connector	Change CE_EN_R from dummy to JLVDS.18	0.2
32	32	Connector	2012/07/12	ME	For ME request	Change JLAN CPN from "DC234004V00" to "SP011207090"	0.2
33	40	FAN	2012/07/16	HW	For FAN_SPEED1 noise issue	Change CE29 from "g" to POP	0.2
34	14	Touch PAD	2012/07/17	SED	Change Touch PAD SMBUS port for SMBUS issue	Change Touch PAD SMBUS port for SMB0 to SMB	0.3
35	32	GREEN CLK	2012/07/19	HW	Follow Silego FAE request	Change RL21 from 510 ohm to 0 ohm/0402	0.3
36	41	Touch Screen	2012/08/07	SED	Follow SED team request change JTOUCH USB signal conatct.	Change JTOUCH Pin define.	0.3
37	34	Card Reader	2012/08/14	ESD	Follow ESD team request	Reserve CR11 100p/0402 close to JREAD	0.3
38	23	GREEN CLK	2012/08/16	HW	Fixed GCLK output abnormal issue	Change UG1.2(UG1/VDD) from +LAN_IO to+3VALW	0.3
39	33	CODEC	2012/08/16	HW	The issue already fixed by new CODEC.	Remove delay circuit and POP RA4	0.3

Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9102P	Rev 1.0
				Date:	Thursday, September 25, 2012
				Sheet	43 of 57







3.3VALWP
 TDC 5.4A
 Peak Current 7.7A
 OCP current 9.2A
 TYP MAX
 H/S Rds(on) :27mohm , 34mohm
 L/S Rds(on) :11mohm , 14mohm

5VALWP
 TDC 5.6A
 Peak Current 8A
 OCP current 9.6A
 TYP MAX
 H/S Rds(on) :27mohm , 34mohm
 L/S Rds(on) :11mohm , 14mohm

Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	PWR_3.3VALWP/SVALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA9102P	Rev 1.0
				Date: Tuesday, September 25, 2012	Sheet 47 of 57



Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9102P Date: Tuesday, September 25, 2012
			Sheet	48 of 57
				Rev 1.0




+V1.05S_VCCP
 TDC 11A
 Peak Current 16A
 OCP current 19A
 TYP MAX
 H/S Rds(on) 10mohm , 14.5mohm
 L/S Rds(on) :3mohm , 3.6mohm

1.5VP
TDC 6A
Peak Current 8A
OCP current 10A

0.75VOLT +/- 5%
TDC 0.7A
Peak Current 1A
OCP Current 1.2A


+1.5VGPU
TDC 4.2A
Peak Current 6A
OCP current 7.2A



Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	PWR +1.5VP/+1.5VGPUP/0.75VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9102P	Rev 1.0
				Date:	Tuesday, September 25, 2012 Sheet 50 of 57



VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V

output voltage adjustable network




+VCCSAP
TDC 4.2A
Peak Current 6A
OCP current 7.2A


The 1k PD on the VCCSA VIDs are empty.
These should be stuffed to ensure that
VCCSA VID is 00 prior to VCCIO stability.



reserve for Pentium and Celeron only



Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	PWR_VCORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date:		Rev	1.0
	LA9102P	Tuesday, September 25, 2012		Sheet	52 of 57



Mars Pro


GPU_VID5 (GPIO_10)	GPU_VID4 (GPIO_14)	GPU_VID3 (GPIO_15)	GPU_VID2 (GPIO_16)	GPU_VID1 (GPIO_20)	Core Voltage Level
0	1	1	1	1	1.125V
1	0	0	0	0	1.1V
1	0	0	0	1	1.075V
1	0	0	1	0	1.05V
1	0	0	1	1	1.025V
1	0	1	0	0	1V
1	0	1	0	1	0.975V
1	0	1	1	0	0.95V
1	0	1	1	1	0.925V
1	1	0	0	0	0.9V
1	1	0	0	1	0.875V
1	1	0	1	0	0.85V
1	1	0	1	1	0.825V
1	1	1	0	0	0.8V

+VGA_CORE
 TDC 22A
 Peak Current 30A
 OCP current 36A
 FSW=350kHz
 DCR 1.1mohm +/-5%
 Loadline = 1.5mohm

Thames XT


GPU_VID5 (GPIO_10)	GPU_VID4 (GPIO_14)	GPU_VID3 (GPIO_15)	GPU_VID2 (GPIO_16)	GPU_VID1 (GPIO_20)	Core Voltage Level
1	0	0	1	0	1.05V
1	0	0	1	0	1V
1	0	1	1	0	0.95V
1	0	1	1	1	0.925V
1	1	0	0	0	0.9V
1	1	0	0	1	0.875V
1	1	0	1	0	0.85V
1	1	0	1	1	0.825V
1	1	1	0	0	0.8V





+VGA_CORE
 TDC 20A
 Peak Current 30A
 OCP current 36A
 FSW=350kHz
 DCR 1.1mohm +/-5%



+VGA_PCIE
 TDC 3.6A
 Peak Current 5.2A
 OCP current 6A


	Thames XT	Mars Pro
VGA_PCIE	1.0V	0.95V
PR832	6.81K	5.9K






V_{axg}

- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	PWR PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	1.0
				Date:	Tuesday, September 25, 2012 Sheet 55 of 57

Power block



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR POWER BLOCK DIAGRAM Document Number LA-9102P Date: Tuesday, September 25, 2012 Sheet 56 of 57
Rev	1.0			

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	52	VCORE	12/05/11	Morris	adjust VR parameter	change PL700 and PL701 from 0.36u to 0.22u change PC707 and PC740 from 0.047u to 0.033u change PR750 from 649 to 365 change PR711 from 649 to 392 change PR740 from 1.91k to 1.78k change PR705 from 150k to 33.2k	X00
2	45 46 47	DCIN/BATT CONN/OTP CHARGER 3.3VALWP/SVALWP	12/05/11	Morris	follow SSI memo for part shortage issue	change PQ112,PQ114,PQ1111,PQ206,PQ904 from SB00000CQ00 to SB00000PV00	X00
3	50	+1.5VP/1.5VDGPU/0.75VSP	12/05/15	Morris	design change	change PR302 from 12k to 8.66k	X00
4	51	+VCCSAP	12/05/23	Morris	for Pentium and Celeron special BOM	add PR607 and reserve	X00
5	50	+1.5VP/1.5VDGPU/0.75VSP	12/07/06	Morris	design change to reduce low-side mosfet induce	add PC316 1000pf	X01
6	46	CHARGER	12/07/17	Morris	from EMI request	change PR114 from 0 to 2.2 add PR141 and PC121	X01
7	46	CHARGER	12/07/17	Morris	design change to solve Battery LED is still on after unplug AC when SUT in S38485 issue	change PR142 from 210k to 232k for ISL88731C (X76) change PR142 from 309k to 324k for BQ24747 (X76)	X01
8	45	DCIN/BATT CONN/OTP	12/07/17	Morris	revise OTP setting to 96C from thermal request	change PR927 from 12.1k to 11k	X01
9	52	VCORE	12/08/27	Morris	adjust initial output voltage from vendor recommend	delete PR811,PR827 add PR829,PR837	X02

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Title	PWR-PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-9102P	1.0
				Date:	Tuesday, September 25, 2012	Sheet 57 of 57