


Petra UMA Schematics Document Ivy Bridge Intel PCH

DY :None Installed
DIS:DIS installed
DIS_Muxless :BOTH DIS or Muxless installed
DIS_PX:BOTH DIS or PX installed
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
PX_Muxless:BOTH PX or Muxless installed.
UMA:UMA installed
UMA_Muxless:BOTH UMA or Muxless installed
UMA_PX_Muxless:UMA or PX or Muxless installed

ANNIE: ONLY FOR ANNIE solution.
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
65W: for 65W adaptor installed.
90W: for 90W adaptor installed.

Project code : 91.4VM01.001
 PCB P/N : 48.4VM02.001
 PCB No. : 11324
 Revision : -1



CHARGER	
BQ24727 40	
INPUTS	OUTPUTS
DCBATOUT	BT+
SYSTEM DC/DC	
RT8223MGQW 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
CPU DC/DC	
ISL95836HRTZ 42~43	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC	
ISL95836HRTZ 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE
SYSTEM DC/DC	
TPS51218DSCR 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT
SYSTEM DC/DC	
RT8207LGQW 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3
LDO	
RT9025-25ZSP 47	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0
LDO	
G978 48	
INPUTS	OUTPUTS
1D05V_VTT	0D85V_S0
PCB LAYER	
L1:Top	L4:Signal
L2:VCC	L5:GND
L3:Signal	L6:Bottom

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size A3 Document Number **Petra Uma** Rev **-1**

Date: Monday, January 07, 2013 Sheet 2 of 103

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Leave floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	OP
5	ESATA

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port 0: connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	

POWER PLANE	VOLTAGE	Voltage Rails		DESCRIPTION
		ACTIVE IN		
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_OFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0		CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states		AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN		Legacy WOL
3D3V_AUX_KBC	3.3V	DSW_Sx		ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx		Powered by Li Coin Cell in G3 and +V3ALW in Sx

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SMBus ADDRESSES

I ² C / SMBus Addresses	Ref Des	HURON RIVER ORB		
		Address	Hex	Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP				SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Table of Content


File: **Petra Uma** Rev: **-1**

Date: **Wednesday, February 22, 2012** Sheet: **3** of **103**


SSID = CPU



71.00IVY.A0U




SSID = CPU



<Core Design>

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title CPU (THERMAL/CLOCK/PM)</p>		
Size Custom	Document Number Petra Uma	Rev -1
Date: Tuesday, July 10, 2012	Sheet 5 of 103	1

SSID = CPU



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (DDR)	
Size	Document Number	Rev
A3	Petra Uma	-1
Date:	Tuesday, July 10, 2012	Sheet 6 of 103

SSID = CPU


PEG Static Lane Reversal

CFG2 1: Normal Operation; Lane # definition matches socket pin map definition
0: Lane Reversed




Enabl EDP function

CFG4 1: Disable
0: Enable




PCIe Port Bifurcation Straps

CFG[6:5] 11: x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING

CFG7 1: PEG Train immediately following xxRESETB de assertion
0: PEG Wait for BIOS for training



71.00IVY.A0U

<Core Design>





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (RESERVED)**

Size A3 Document Number: **Petra Uma** Rev: **-1**

Date: Wednesday, February 29, 2012 Sheet 7 of 103

SSID = CPU



Place near processor

Place near processor

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

CPU (VCC CORE)


File _____
Size Custom _____
Date: 106886y, July 10, 2012 _____

Document Number _____
Petra Uma
Sheet 8 of 103


Rev **-1**



SSID = CPU



71.00IVY.A0U



71.00IVY.A0U

NCTF

NCTF TEST PIN :
 A5, A57, EC61, BG5
 BG57, C3, E1, E61

VSS_NCTF_1#A5
 VSS_NCTF_2#A57
 VSS_NCTF_3#BC61
 VSS_NCTF_8#BG5
 VSS_NCTF_9#BG57
 VSS_NCTF_10#C3
 VSS_NCTF_13#E1
 VSS_NCTF_14#E61

VSS_NCTF_4
 VSS_NCTF_5
 VSS_NCTF_6
 VSS_NCTF_7
 VSS_NCTF_11
 VSS_NCTF_12

5

4

3

2

1

D

D

C

C

(Blanking)

B

B

A

A

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size

A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 11 of 103

5

4

3

2

1

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 12 of 103

5

4

3

2

1

D

D

C

C

(Blanking)

B

B

A

A

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Petra Uma

Rev
-1

Date: Wednesday, February 22, 2012

Sheet 13 of 103

WWW.MANUALS.CLAN.SU

5








4

3

2

1

SSID = MEMORY



Tracew should be at least 20 mils wide

DM1
DDR3-204P-122-GP
62.10017.Z51
2nd = 62.10017.M51
3rd = 62.10024.G21

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM1**




Size: Custom Document Number: **Petra Uma** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet: 14 of 103

SSID = MEMORY



SA_20111229A



DM2
DDR3-204P-122-GP
62.10017.251
2nd = 62.10017.M51
3rd = 62.10024.G21

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM2**

Size Custom Document Number: **Petra Uma** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet 15 of 102

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM2

Size
A4

Document Number

Petra Uma

Rev
-1

Date: Wednesday, February 22, 2012

Sheet 16 of 103

WWW.MANUALS.CLAN.SU






5


4

3

2

1





SNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)

USB Table

Pair	Device
0	USB2.0 Ext. port 1
1	USB3.0/USB2.0 Ext. port 2
2	
3	CCD
4	
5	
6	may not be available
7	may not be available
8	
9	USB2.0 Ext. port 3
10	
11	Mini Card1 (WLAN+BT)
12	
13	

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**




Size: Custom Document Number: **Petra Uma** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet 18 of 103



SSID = PCH



Signal Routing Guideline:
 DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
 DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.




S0_PWR_GOOD after PM_SLP_S3# delay 200 ms



DSWODVREN - On Die DSW VR Enable

HIGH	Enabled (DEFAULT)
LOW	Disabled

SSID = PCH



PCI-E CLK REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#






PCI-E LAN REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#



PCI-E CLK REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#



PCI-E LAN REQ#

PCI-E LAN REQ#

PCI-E LAN REQ#



PCI-E LAN REQ#

SSID = PCH




INTVRMEN- Integrated SUS
1.05V VRM Enable
High - Enable internal VRs
Low - Enable external VRs


RTC Reset




Flash Descriptor Security Override	
HDA_SDOOUT	Low = Default High = Enable




PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V



WWW.MANUALS.CLAN.SU



HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.



71.PANTH.00U



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**

Size: Custom Document Number
Date: Tuesday, July 10, 2012

Author: **Petra Uma**

Rev: **-1**

Sheet 21 of 103




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**

Size Custom Document Number **Petra Uma** Rev -1

Date: 10/05/2012, July 10, 2012 Sheet 22 of 103







Table 5-1. Voltage Ramp Up/Down Requirements for the PCH Suspend Well Voltage Rails

Va	Vb	Power-Up Requirement	Power-Down Requirement
V\$REF_SUS	VCC\$US3_3	a) VCC\$REF_SUS must be powered-up before VCC\$US3_3 or after VCC\$US3_3 within 0.7 V. b) If VCC\$REF_SUS is more than VCC\$US3_3 by 3 V, then the duration of this condition needs to be less than 20 ms.	a) V\$REF_SUS must be powered down after VCC\$US3_3 or before VCC\$US3_3 within 0.7 V.
V\$REF	VCC3_3	a) V\$REF must be powered up before VCC3_3 or after VCC3_3 within 0.7 V. b) For power up, if VCC\$REF is more than VCC3_3 by 3 V, then the duration of this condition needs to be less than 20 ms.	a) V\$REF must be powered down after VCC3_3 or before VCC3_3 within 0.7 V.

VccVRM	Internal PLL and VRMs (1.5V for Mobile)
VccVRM	1.8 V Internal PLL and VRMs (1.8 V for Desktop)



<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**

Size: Custom Document Number: **Petra Uma** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet: 24 of 103

SSID = PCH

PCH1H 8 OF 10

H5	VSS0	
AA17	VSS1	VSS80 AK38
AA2	VSS2	VSS81 AK4
AA3	VSS3	VSS82 AK42
AA33	VSS4	VSS83 AK46
AA34	VSS5	VSS84 AK6
AB11	VSS6	AL16
AB14	VSS7	VSS85 AL17
AB39	VSS8	VSS86 AL19
AB4	VSS9	VSS87 AL2
AB43	VSS10	VSS88 AL21
AB5	VSS11	VSS89 AL23
AB7	VSS12	VSS90 AL26
AC19	VSS13	VSS91 AL27
AC2	VSS14	VSS92 AL31
AC21	VSS15	VSS93 AL33
AC24	VSS16	VSS94 AL34
AC33	VSS17	VSS95 AL48
AC34	VSS18	VSS96 AL48
AC48	VSS19	VSS97 AM11
AD10	VSS20	VSS98 AM14
AD11	VSS21	VSS99 AM36
AD12	VSS22	VSS100 AM39
AD13	VSS23	VSS101 AM43
AD19	VSS24	VSS102 AM45
AD24	VSS25	VSS103 AM46
AD26	VSS26	AM7
AD27	VSS27	VSS104 AN2
AD33	VSS28	VSS105 AN29
AD34	VSS29	VSS106 AN3
AD36	VSS30	VSS107 AN31
AD37	VSS31	VSS108 AP12
AD38	VSS32	VSS109 AP19
AD39	VSS33	VSS110 AP28
AD4	VSS34	VSS111 AP30
AD40	VSS35	VSS112 AP32
AD42	VSS36	VSS113 AP38
AD43	VSS37	VSS114 AP4
AD45	VSS38	VSS115 AP42
AD46	VSS39	VSS116 AP46
AE2	VSS40	VSS117 AP8
AE3	VSS41	VSS118 AR2
AE10	VSS42	VSS119 AR48
AE12	VSS43	VSS120 AT11
AE14	VSS44	VSS121 AT13
AE16	VSS45	VSS122 AT18
AE19	VSS46	VSS123 AT22
AF24	VSS47	VSS124 AT26
AF26	VSS48	VSS125 AT28
AF27	VSS49	VSS126 AT30
AF29	VSS50	VSS127 AT32
AF31	VSS51	VSS128 AT34
AF38	VSS52	VSS129 AT39
AF4	VSS53	VSS130 AT42
AF42	VSS54	VSS131 AT46
AF46	VSS55	VSS132 AT7
AF5	VSS56	VSS133 AU24
AF7	VSS57	VSS134 AU30
AF8	VSS58	VSS135 AU36
AG19	VSS59	VSS136 AV16
AG2	VSS60	VSS137 AV20
AG31	VSS61	VSS138 AV24
AG48	VSS62	VSS139 AV30
AH11	VSS63	VSS140 AV38
AH3	VSS64	VSS141 AV4
AH36	VSS65	VSS142 AV43
AH39	VSS66	VSS143 AV8
AH40	VSS67	VSS144 AW14
AH42	VSS68	VSS145 AW18
AH46	VSS69	VSS146 AW2
AH7	VSS70	VSS147 AW22
AJ19	VSS71	VSS148 AW26
AJ21	VSS72	VSS149 AW28
AJ24	VSS73	VSS150 AW34
AJ33	VSS74	VSS151 AW36
AJ34	VSS75	VSS152 AW40
AK12	VSS76	VSS153 AW48
AK3	VSS77	VSS154 AW48
	VSS78	VSS155 AV11
	VSS79	VSS156 AY12
		VSS157 G36
		VSS158 AY28

PANTHER-GP-NF

71.PANTH.00U

PCH1I 9 OF 10

AY4	VSS159	VSS259 H46
AY42	VSS160	VSS260 K18
AY46	VSS161	VSS261 K26
AY8	VSS162	VSS262 K38
B11	VSS163	VSS263 K46
B15	VSS164	VSS264 K7
B19	VSS165	VSS265 L18
B23	VSS166	VSS266 L2
B27	VSS167	VSS267 L20
B31	VSS168	VSS268 L28
B35	VSS169	VSS269 L36
B39	VSS170	VSS270 L48
B7	VSS171	VSS271 M12
F45	VSS172	VSS272 M12
BB12	VSS173	VSS273 P16
BB16	VSS174	VSS274 M18
BB20	VSS175	VSS275 M22
BB22	VSS176	VSS276 M24
BB24	VSS177	VSS277 M30
BB28	VSS178	VSS278 M32
BB30	VSS179	VSS279 M34
BB38	VSS180	VSS280 M38
BB4	VSS181	VSS281 M4
BB46	VSS182	VSS282 M42
BC14	VSS183	VSS283 M46
BC18	VSS184	VSS284 M8
BC2	VSS185	VSS285 N18
BC22	VSS186	VSS286 P30
BC26	VSS187	VSS287 N47
BC32	VSS188	VSS288 P18
BC34	VSS189	VSS289 T33
BC36	VSS190	VSS290 P40
BC40	VSS191	VSS291 P43
BC42	VSS192	VSS292 P47
BC48	VSS193	VSS293 P7
BD46	VSS194	VSS294 R2
BD5	VSS195	VSS295 R48
BE22	VSS196	VSS296 T12
BE26	VSS197	VSS297 T31
BE40	VSS198	VSS298 T37
BE10	VSS199	VSS299 T4
BE12	VSS200	VSS300 W34
BE16	VSS201	VSS301 Y46
BE20	VSS202	VSS302 T47
BE22	VSS203	VSS303 T8
BE24	VSS204	VSS304 V11
BE26	VSS205	VSS305 V17
BE28	VSS206	VSS306 V27
BD3	VSS207	VSS307 V29
BE30	VSS208	VSS308 V31
BE38	VSS209	VSS309 V36
BF40	VSS210	VSS310 V39
BF8	VSS211	VSS311 V43
BG17	VSS212	VSS312 V7
BG21	VSS213	VSS313 W19
BG33	VSS214	VSS316 W2
BG44	VSS215	VSS317 W27
BG8	VSS216	VSS318 W48
BH11	VSS217	VSS319 Y12
BH15	VSS218	VSS320 Y38
BH17	VSS219	VSS321 Y4
BH19	VSS220	VSS322 Y42
H10	VSS221	VSS323 Y46
BH27	VSS222	VSS324 Y8
BH31	VSS223	VSS325 RG29
BH33	VSS224	VSS326 N24
BH35	VSS225	VSS329 AJ3
BH39	VSS226	VSS330 AD47
BH43	VSS227	VSS331 B43
BH7	VSS228	VSS332 BE10
D3	VSS229	VSS333 BG41
D12	VSS230	VSS334 G14
D16	VSS231	VSS337 H16
D18	VSS232	VSS338 T36
D22	VSS233	VSS340 BG22
D24	VSS234	VSS342 BG24
D26	VSS235	VSS343 C22
D30	VSS236	VSS344 AP13
D32	VSS237	VSS345 M14
D34	VSS238	VSS346 AP3
D38	VSS239	VSS347 AP1
D42	VSS240	VSS348 BE16
D8	VSS241	VSS349 BC16
E18	VSS242	VSS350 RG28
E26	VSS243	VSS351 BJ28
G18	VSS244	
G20	VSS245	
G26	VSS246	
G28	VSS247	
G36	VSS248	
G48	VSS249	
H12	VSS250	
H18	VSS251	
H22	VSS252	
H24	VSS253	
H26	VSS254	
H30	VSS255	
H32	VSS256	
H34	VSS257	
F3	VSS258	

PANTHER-GP-NF

71.PANTH.00U

WWW.MANUALS.CLAN.SU

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH (VSS)	
Size	Document Number	Rev	
A3	Petra Uma	-1	
Date:	Wednesday, February 22, 2012	Sheet	25 of 103

(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <i>Clock(colay)</i>		
Size A4	Document Number Petra Uma	Rev -1
Date: Wednesday, February 22, 2012		Sheet 26 of 103



D

C

B

A

D

C

B

A

PCB VERSION A/D(PIN#S)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	10.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.48V
-1	100.0K	47.0K	2.24V
-1M	100.0K	64.9K	2.0V
-2	100.0K	76.8K	1.87V
-3	100.0K	100K	1.65V
-3M	100.0K	143.0K	1.35V
-1M For PCH B3	100.0K	174.0K	1.20V
-4	100.0K	215.0K	1.04V

ADT_TYPE A/D(PIN#S)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
65W	N/A	100.0K	3.3V
90W	100.0K	N/A	0V
30W	10.0K	100.0K	0.3V
40W	20.0K	100.0K	0.55V
120W	33.0K	100.0K	0.82V
Reserved	47.0K	100.0K	1.06V
Reserved	64.9K	100.0K	1.3V

MODEL_ID	Pull-Low Register(R212)	Pull-High Register(R211)	SERIES RESISTOR(R217)	Typical Voltage
14'(AMD)	30.0 K	100.0 K	40.2K	0.7615V
15'(AMD)	30.0 K	100.0 K	40.2K	0.4838V
14'(NV)	20.0 K	100.0 K	40.2K	0.55V
15'(NV)	20.0 K	100.0 K	40.2K	0.3888V
14'(UMA)	DY	100.0 K	40.2K	3.3V
15'(UMA)	DY	100.0 K	40.2K	0.9452V

AC_IN#	KBC_PWRBTN#	EC_ENABLE#
PSL_INT_GPI070	PSL_IN2_GPI06	Bit 1 of P7DOUT Register
Low	X	X
High	High-to-Low	X
High	X	0-to-1

Wistron Corporation
217, 88, Sec.1, Hsin-Tsuen Rd, Hsinchu, Taiwan, R.O.C.


Document Number: **KBC NPCE885**

Customer: **Petra Uma**

Rev: 1

Thermal sensor NCT 7718W

Layout notice :
Both DXN and DXP routing 10 mil trace width and 10 mil spacing.




ALERT# /T CRIT# Pull-up Resistor





R5	2Kohm	7.5Kohm	R7 10.5Kohm	14Kohm	18.7Kohm
2Kohm	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T_CRIT temperature strapping point

SB T8=85 degree


















Layout 15 mil



<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Thermal 7718/Fan Controller P2793			
Title	Document Number	Rev	
Custom	Petra Uma	-1	
Date:	Tuesday, July 10, 2012	Sheet	28 of 103



(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio AMP

Size
A4

Document Number

Petra Uma

Rev
-1

Date: Wednesday, February 22, 2012

Sheet 30 of 103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
RTS5159 (CARD READER)		
Size A4	Document Number Petra Uma	Rev -1
Date: Wednesday, February 22, 2012	Sheet 32 of	103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Petra Uma

Rev
-1

Date: Wednesday, February 22, 2012

Sheet 33 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 34 of 103

(Blanking)


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
USB 3.0 Controller		
Size A4	Document Number Petra Uma	Rev -1
Date: Wednesday, February 22, 2012	Sheet 35 of	103



Power Sequence



ANNIE Run Power



EC change



WWW.MANUALS.CLAN.SU

<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Plane Enable**



Size A3 Document Number: **Petra Uma** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet 36 of 103


Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



S3 Power Reduction Circuit
SM_DRAMRST#

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **ADAPTER**

Size A3 Document Number: **Petra Uma** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet 37 of 103

ANNIE solution

Adaptor in to generate DCBATOUT



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN JACK

Size
A4

Document Number


Petra Uma

Rev
-1

Date: Tuesday, July 10, 2012

Sheet 38 of 103

BATTERY CONNECTOR



WWW.MANUALS.CLAN.SU

<Core Design>

	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
--	-------------------------------------------------------------------------------------------------------------

Title **BATT CONN**


Size A4	Document Number Petra Uma	Rev -1
------------	-------------------------------------	------------------

Date: Tuesday, July 10, 2012 Sheet 39 of 103

SSID = Charger

A8 (ANNIE/ASTRO)
PR4007, PR4001

AD+ total power	R1	R2
65w	1.2.4k	100K
80w	41.2k	100K
90w	60.4k	100K
120w	118k	100K



«Core Design»


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **CHARGER BQ24707A**

Rev **-1**

Docu Custom Number **Petra Uma**

Date: Tuesday, July 10, 2012 Sheet 40 of 108



Modify Description

$$V_{out} = 2 * (1 + R1/R2)$$

$$= 2 * (1 + 6.8K / 10K)$$

$$= 3.36V$$

Close to VFB Pin (pin5)

Modify Description

$$V_{out} = 2 * (1 + R1/R2)$$

$$= 2 * (1 + 33K / 21K)$$

$$= 5.14V$$

Close to VFB Pin (pin2)

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3 or VREG5	400kHz	500kHz

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **5V/3D3V(RT8223M)**

Size: Custom Document Number: **Petra Uma** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet 41 of 103




-1 20120223





BOM control

	Main source	2nd source
PU4301	84.03664.037 (FDMS3664S) Mount	
PU4302	84.03664.037 (FDMS3664S) DY	




Vcc_core
Iccmax=33A
Itdc=25A
OCP>40A






BOM control


	Main source	2nd source
PU4401	84.03664.037 (FDMS3664S)	Mount
PU4402	84.03664.037 (FDMS3664S)	DY




TPS51218D for 1D05V



SSID = PWR.Plane.Regulator_lp5v0p75v




RT8207L for 1D5V



SSID = PWR.Plane.Regulator_1p8v


RT9025 for 1D8V_S0



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LDO 1D8V(RT9025)			
Size	Document Number		Rev
A4	Petra Uma		-1
Date:	Tuesday, July 10, 2012		Sheet 47 of 103

LDO G978 for VCCSA



D0, D1 V₀ Selection Table


D0	D1	V ₀ MODE=0	V ₀ MODE=1
0	0	0.9V	0.9V
0	1	0.8V	0.85V
1	0	0.725V	0.775V
1	1	0.675V	0.75V

"X" means "don't care".

VEN/MODE Logic



VEN/MODE (VPP=5V)	EN logic	VEN/MODE (VPP=5V)	MODE logic
<-0.6V	0	<-2.0V	0
>1.0V	1	>2.6V	1


PWM SY8037 for VCCSA



VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V









Design Current = 4 A








CRT DDCDATA & DDCCLK level shift

- CRT_DDCDATA_CON >>> CRT_DDCDATA_CON 59
- CRT_DDCCLK_CON >>> CRT_DDCCLK_CON 59
- CRT_R >>> CRT_R 59
- CRT_G >>> CRT_G 59
- CRT_B >>> CRT_B 59
- CRT_HSYNC_CON >>> CRT_HSYNC_CON 59
- CRT_VSYNC_CON >>> CRT_VSYNC_CON 59



SSID = VIDEO *HDMI Level Shifter & CONNECTOR*


Close to HDMI Connector



LED BACKLIGHT CONVERTER POWER

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
eDP		
Size A4	Document Number Petra Uma	Rev -1
Date: Wednesday, February 22, 2012	Sheet 52 of	103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
S-VIDEO			
Size	Document Number		Rev
A4	Petra Uma		-1
Date:	Wednesday, February 22, 2012	Sheet 53 of	103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012


Sheet 54 of 103

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.

(Blanking)



<Core Design>



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
ITP		
Size A4	Document Number Petra Uma	Rev -1
Date: Wednesday, February 22, 2012	Sheet 55 of	103




SATA HDD Connector

-1_20120223



ODD Connector

SATA Zero Power ODD



<Core Design>

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

E-SATA/USB CHARGER

Size
A4

Document Number



Petra Uma

Rev
-1

Date: Wednesday, February 22, 2012

Sheet 57 of 103

SSID = AUDIO















<Core Design>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **Audio Jack**

Size A4 Document Number **Petra Uma** Rev **-1**



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: LAN CONNECTOR


Size: Custom Document Number: -1

Date: 1/9/2012, July 10, 2012 Sheet 59 of 103

SSID = Flash.ROM




SSID = RTC




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Flash/RTC		
Size Custom	Document Number Petra Uma	Rev -1
Date: Tuesday, July 10, 2012	Sheet 60	of 103



SSID = USB






Close to AUSB2



Low Active 2A





**USB 3.0 Connector
Pin definition**

1	POWER	
2	USB 2.0 D-	
3	USB 2.0 D+	
4	GND	
5	StdA_SSRX-	SuperSpeed RX
6	StdA_SSRX+	
7	GND	
8	StdA_SSTX-	SuperSpeed TX
9	StdA_SSTX+	

SSID = User.Interface
Bluetooth Module conn.

ANNIE Bluetooth Module

(Blanking)

<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Bluetooth		
Size A4	Document Number Petra Uma	Rev -1
Date: Wednesday, February 22, 2012		Sheet 63 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size

A4

Document Number

Petra Uma

Rev





-1

Date: Wednesday, February 22, 2012

Sheet 64 of 103

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINICARD(WLAN)/TP CONN**

Size A3 Document Number: **Petra Uma** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet 65 of 103

SSID = Wireless

Mini Card Connector(WWAN)

(Blanking)

<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
WWAN Connector		
Size A4	Document Number Petra Uma	Rev -1
Date: Wednesday, February 22, 2012	Sheet 66 of	103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

Petra Uma


Rev

-1



Date: Wednesday, February 22, 2012

Sheet 67 of 103



Power button LED





Power STDBY_LED




Battery LED2(DC_BATFULL)



Battery LED1(CHARGE)




<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
LED Bard/Power Button		
Size	Document Number	Rev
Custom	Petra Uma	-1
Date:	Tuesday, July 10, 2012	Sheet 68 of 103

SSID = KBC


Internal KeyBoard Connector




VIEW FROM TOP SIDE


R01	R02	R03	R04	R05	R06	R07	R08	R09	R10	R11	R12	R13	R14	R15	R16	R17	R18	C01	C02	C03	C04	C05	C06	C07	C08
26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
PIN NUMBER																									

TOUCH PAD



-1_20120302A





<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4


Document Number

Petra Uma

Rev
-1

Date: Tuesday, July 10, 2012

Sheet 70 of 103



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Dubug connector</i>			
Size A4	Document Number Petra Uma		Rev -1
Date: Tuesday, July 10, 2012	Sheet 71	of 103	

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 72 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

Petra Uma

Rev


-1

Date: Wednesday, February 22, 2012


Sheet 73 of 103

SD/MMC Card Reader


SSID = SDIO



BCM57765/BCM57785 Pin Number	Signal Name	SD/MMC Interface	MS-Pro Interface	xD Interface
21	CR_CLK/RX_BY#	CR_CLK	MS_CLK	RY_BY#
26	CR_CMD/CLE	CR_CMD	MS_BS	CLE
25	CR_DATA0	CR_DATA0	MS_DATA0	XD_DATA0
24	CR_DATA1	CR_DATA1	MS_DATA1	XD_DATA1
23	CR_DATA2	CR_DATA2	MS_DATA2	XD_DATA2
22	CR_DATA3	CR_DATA3	MS_DATA3	XD_DATA3
52	CR_DATA4	CR_DATA4	MS_DATA4	XD_DATA4
53	CR_DATA5	CR_DATA5	MS_DATA5	XD_DATA5
54	CR_DATA6	CR_DATA6	MS_DATA6	XD_DATA6
55	CR_DATA7	CR_DATA7	MS_DATA7	XD_DATA7
60	ALE	-	-	ALE
1	SD_DETECT/WE#	CR_DETECT	-	WE#
9	RE#	-	-	RE#
59	CE#/MS_INS#	-	MS_INS#	CE#
57	CR_WP#/XD_WP# SD_WP#	-	-	WP#
68	XD_DETECT	-	-	XD_DETECT



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
CARD Reader CONN		
Size A4	Document Number Petra Uma	Rev -1
Date: Tuesday, July 10, 2012		Sheet 74 of 103

SSID = ExpressCard

+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

New Card

Size
A4

Document Number

Petra Uma

Rev
-1

Date: Wednesday, February 22, 2012

Sheet 75 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 76 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 77 of 103

(Blanking)

<Core Design>

<p>緯創資通</p>	<p>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>
--------------------	----------------------------------------------------------------------------------------------------------------------

Reserved		
-----------------	--	--

Size A4	Document Number Petra Uma	Rev -1
------------	-------------------------------------	------------------

SSID = User.Interface

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

(Blanking)

<Core Design>

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
G- Sensor					
Size	Document Number				Rev
A4	Petra Uma				-1
Date:	Wednesday, February 22, 2012			Sheet	79 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 80 of 103

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number


Petra Uma

Rev


-1

Date: Wednesday, February 22, 2012

Sheet 81 of 103



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
IO Board Connector		
Size A4	Document Number Petra Uma	Rev -1
Date: Tuesday, July 10, 2012		Sheet 82 of 103

(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
GPU PCIE/STRAPPING(1/5)		
Size A4	Document Number Petra Uma	Rev -1
Date: Wednesday, February 22, 2012	Sheet 83 of	102

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

5

4

3

2

1

D

D

(Blanking)

C

C

B

B

A

A

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

5

4

3

2

1

(Blanking)

<Core Design>

<p>緯創資通</p>	<p>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>
--------------------	----------------------------------------------------------------------------------------------------------------------

<p>GPU DPPWR/GND(5/5)</p>

Size A4	Document Number Petra Uma	Rev -1
------------	-------------------------------------	------------------

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RT8208F +VGA CORE

Size
A4

Document Number

Petra Uma

Rev
-1

Date: Wednesday, February 22, 2012

Sheet 92 of 102

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DISCRETE VGA POWER

Size
A4

Document Number

Petra Uma

Rev
-1

Date: Wednesday, February 22, 2012

Sheet 93 of 102

LVDS Channel A

(Blanking)

Panel BL brightness/Power En/BL En

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size

A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 94 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size
A4

Document Number

Petra Uma

Rev
-1

Date: Wednesday, February 22, 2012

Sheet 95 of 103

SSID = SDIO

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL

Size
A4

Document Number




Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012














Sheet 96 of 103



Check test point

3D3V_S0	1	AFTP1
3D3V_AUX_S5	1	AFTP7
3D3V_S5	1	AFTP8
5V_S5	1	AFTP9
19.27 PM_PWRBTN#	<<<	AFTP10
5.22.36 H_CPUUPWRGD	>>>	AFTP11
27.36 SS_ENABLE	<<<	AFTP12
5.18.27.31.36.65.71 PLT_RST#	>>>	AFTP13

Test Point放在Dimm Door打開可量測處



-1_20120301

WWW.MANUALS.CLAN.SU

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


UNUSED PARTS/EMI Capacitors

Title: **Petra Uma**

Size A3 Document Number: **103** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet 97 of 103

Power Sequence




<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Change History	
Title Size A3 Date: Wednesday, February 22, 2012	Document Number Petra Uma Sheet 98 of 103
Rev -1	

Intel-Power Up Sequence


(AC mode)

red word: KBC GPIO





(DC mode)


red word: KBC GPIO




WWW.MANUALS.CLAN.SU




PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Thermal/Audio Block Diagram	
Title Size Custom	Document Number Petra Uma
Date: Wednesday, February 22, 2012	Rev -1
Sheet 102 of 103	

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB charger

Size

A4

Document Number

Petra Uma

Rev

-1